


Copyright CNPEM 2012.


This document describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.




Title		
Size	Number	Revision
A4		
Date:	2015-04-14	Sheet of
File:	D:\Users\...\AMC FMC Carrier.SchDoc	Drawn By:



Copyright CNPMM 2012.
This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1 (<http://cern.ch/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.

Title		
Size	Number	Revision
A2		
Date:	2015-04-14	Sheet of
File:	D:\Users\FMC\connector_SchDoc	Drawn By:





Changed values input caps

Changed values input caps

Changed values input caps

TEST2 = GND -> VREF = 0.765
TEST2 = V5FILT -> VREF = 0.758

Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title		
Size	Number	Revision
A4		
Date:	2015-04-14	Sheet of
File:	D:\Users\...\SUP 3.3 FMC.SchDoc	Drawn By:

A

A

B


B

C


C


D

D




Title		
Size	Number	Revision
A4		
Date:	2015-04-14	Sheet of
File:	D:\Users\...JTAG Configuration.SchDoc	Drawn By:





All capacitors without values are 100nF 0201 by default




Copyright CNPEM 2012.


This documentation describes Open Hardware and is licensed under the terms of the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>) This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title			
Size A3	Number		Revision
Date:	2015-04-14	Sheet	of
File:	D:\Users\SDRAM SchDoc	Drawn By:	





Title		
Size A4	Number	Revision
Date:	2015-04-14	Sheet of
File:	D:\Users\...\Thermometers_SchDoc	Drawn By:




Copyright CNPEM 2012.



This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

R1	R2	I _r	V _{out}	R1/R2	Error
330.0 ?	100.0 ?	7.650 mA	3.290 V	3.300	0.41 %
430.0 ?	130.0 ?	5.885 mA	3.295 V	3.308	0.18 %
1000.0 ?	300.0 ?	2.550 mA	3.315 V	3.333	0.59 %
1100.0 ?	330.0 ?	2.318 mA	3.315 V	3.333	0.59 %
1200.0 ?	360.0 ?	2.125 mA	3.315 V	3.333	0.59 %
1300.0 ?	390.0 ?	1.962 mA	3.315 V	3.333	0.59 %
2700.0 ?	820.0 ?	0.933 mA	3.284 V	3.293	0.64 %
3000.0 ?	910.0 ?	0.841 mA	3.287 V	3.297	0.51 %

R1	R2	I _r	V _{out}	R1/R2	Error
150.0 ?	160.0 ?	4.781 mA	1.482 V	0.938	2.42 %
1500.0 ?	1600.0 ?	0.478 mA	1.482 V	0.938	2.42 %



Title		
Size	Number	Revision
A4		
Date:	2015-04-14	Sheet of
File:	D:\Users\...\SUP_1.5_3.3.SchDoc	Drawn By:




Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title		
Size	Number	Revision
A4		
Date:	2015-04-14	Sheet of
File:	D:\Users\...\SUP 1V.SchDoc	Drawn By:

VCCINT

3x330uF, 5x4.7uF



1.2V +/- 0.3


1V +/- 0.3

1.8V +/- 0.5

Changed TL431QDBVT to TS3431
This gives 1.25V instead of 2.5V
Changed pinout Pin1 = REF, Pin2 = Cathode

VCCAUX

4x47uF, 4x4.7uF



POWER

POWER

POWER

VCCBRAM

2x100uF, 5x4.7uF



POWER

POWER

POWER

POWER

POWER

POWER

MGTAVCC	1V	2.3A	
MGTAVTT	1.2V	1.5A	
MGTAVCC	1.8V	0.5A	
VCCAUX	1.8V	1A	seq1
VCCAUX_IO	1.8/2V	0.1A	seq1
VCCBRAM	1V	1.8A	seq0
VCCINT	1V	6A	seq0
VCCO_1.2	1.2V	3.2A	seq2
VCCO_1.35	1.35V	0.9A	seq2
VCCO_1.5	1.5V	0.9A	seq2
VCCO_1.8	1.8V	0.9A	seq2
VCCO_2.5	2.5V	0.9A	seq2
VCCO_3.3	3.3V	0.9A	seq2

power-on sequence is VCCINT, VCCBRAM, VCCAUX, and VCCO voltage difference between VCCO and VCCAUX must not exceed 2.625V for longer than TVCCO2VCCAUX

power-on sequence to achieve minimum current draw for the GTP transceivers is VCCINT, VMGTAVCC, VMGTAVTT OR VMGTAVCC, VCCINT, VMGTAVTT. There is no recommended sequencing for VMGTAVCC. Both VMGTAVCC and VCCINT can be ramped simultaneously. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw.

When VMGTAVTT is powered before VMGTAVCC and VMGTAVTT ? VMGTAVCC > 150 mV and VMGTAVCC < 0.7V, the VMGTAVTT current draw can increase by 460 mA per transceiver during VMGTAVCC ramp up. The duration of the current draw can be up to 0.3 x VMGTAVCC (ramp time from GND to 90% of VMGTAVCC). The reverse is true for power-down.

When VMGTAVTT is powered before VCCINT and VMGTAVTT ? VCCINT > 150 mV and VCCINT < 0.7V, the VMGTAVTT current draw can increase by 50 mA per transceiver during VCCINT ramp up. The duration of the current draw can be up to 0.3 x TVCCINT (ramp time from GND to 90% of VCCINT). The reverse is true for power-down.


Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1. <http://other.org/CERNOHL1>. This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.

Title	Size	Number	Revision
	A3		
Date:	2015-04-14	Sheet	of
File:	D:\Users\...FPGA_SUP\SchDoe	Drawn By:	

Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1 (<http://ohw.org/CERN/HL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.



Title		
Size	Number	Revision
A3		
Date:	2015-04-14	Sheet of
File:	D:\Users\FMCI\HPC1\SchDoc	Drawn By:

A

B

C

D

A

B

C







D

Cannot open file D:\Users\Greg\Documents\DESIGNS\RTM_TCA_RT8_SF\PCB_RT8_SF\MISC\RTM_ClassD1.tif

Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1 (<http://ohwr.org/CERNOHL/>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.


Title			
Size	Number	Revision	
A3			
Date:	2015-04-14	Sheet	of
File:	D:\Users\Greg\Documents\DESIGNS\RTM_TCA_RT8_SF\PCB_RT8_SF\MISC\RTM_ClassD1.tif	Drawn By:	



Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title		
Size A4	Number	Revision
Date:	2015-04-14	Sheet of
File:	D:\Users\ \M-J VDS PHY Sch\Doc	Drawn By:





Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1 (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.

Changed Names
FMC -> FIN

ADDR1 Pin	ADDR0 Pin	I2C Device Address
0	0	0x90
1	0	0x92
1	0	0x94
1	1	0x96

Title		Revision
Size	Number	
Date:	2015-04-14	Sheet of
File:	D:\Users\...Clock_management_SchDoc	Drawn By:



Title			
Size A3	Number		Revision
Date:	2015-04-14	Sheet	of
File:	D:\Users\... \Clock WR SchDoc	Drawn By:	

SATA naming is relative to HOST


Apply to all AMC ports: see table 6-1 PICMG AMC.0 R2.0 1.5.11.2006

For normal SATA cables apply:

B = HOST SATA RX



A = HOST SATA TX

There also Exist a Cross-Over SATA Cable so always there is a possibility to change that



RXes are CARRIER-OUTPUT

TXes are CARRIER-INPUT



Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title		
Size	Number	Revision
A4		
Date:	2015-04-14	Sheet of
File:	D:\Users\...AMC-SATA.SchDoc	Drawn By:

INPUT FROM CROSSBAR


Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

TO FMC CON

TO FPGA


Title		
Size	Number	Revision
A4		
Date:	2015-04-14	Sheet of
File:	D:\Users\...\FMC_Clocks.SchDoc	Drawn By:



Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.


Title		
Size	Number	Revision
A4		
Date:	2015-04-14	Sheet of
File:	D:\Users\...UI_mon.SchDoc	Drawn By:





Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title		
Size	Number	Revision
A4		
Date:	2015-04-14	Sheet of
File:	D:\Users\...\USB UART.SchDoc	Drawn By:



Added Resistor and schotky to Vbat



Copyright CNPEM 2012.


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1.1 for applicable conditions.

Title		
Size	Number	Revision
A4		
Date:	2015-04-14	Sheet of
File:	D:\Users\...RTCE.SchDoc	Drawn By:


SE60DE100

TCLKB_C_P FMC1_CLK3_BIDIR_C_P FMC1_CLK2_OUT_P
TCLKB_C_N FMC1_CLK3_BIDIR_C_N FMC1_CLK2_OUT_N
TCLKD_C_P FMC2_CLK3_BIDIR_C_P FMC2_CLK2_OUT_P
TCLKD_C_N FMC2_CLK3_BIDIR_C_N FMC2_CLK2_OUT_N
TCLKA_C_P
TCLKA_C_N
TCLKC_C_P FMC2_CLK2_IN_N
TCLKC_C_N FMC2_CLK2_IN_P
TCLKC_FMC1_N FMC1_CLK2_IN_P
TCLKC_FMC1_P FMC1_CLK2_IN_N
TCLKA_FMC1_P
TCLKA_FMC1_N

File format (.png) not supported



Title		
Size	Number	Revision
A3		
Date:	2015-04-14	Sheet of
File:	D:\Users\Low_jitter_CLK_bypass\Sch\	Drawn By:



TOP = COMPONENT SIDE 2

BTM = COMPONENT SIDE 1