


Title		
Size	Number	Revision
A4		
Date:	2015-04-20	Sheet of
File:	C:\Users\AMC\FMC Carrier.SchDoc	Drawn By:






Copyright CNPEM 2022.

This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify the documentation under the terms of the CERN OHL v1.1, <http://ohw.sourceforge.net/ohw/>. The documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.

Title			
Size	Number	Revision	
A2			
Date	2015-04-20	Sheet of	
File	C:\Users\JEMC_connector\SchDoc	Drawn By	







A

B

C


D

A


B

C

D



GA[2..0]	IPMB-L address	MicroTCA Carrier's AMC Slot ID	AMC Carrier AdvancedTCA Board's AMC Slot ID	Module Physical address	
				Site Number	Site type
GGG	70h	Reserved	Reserved	NA	NA
GGU	72h	1	A1	1	AMC (07h)
GIU	74h	2	A2	2	AMC (07h)
GIU	76h	3	A3	3	AMC (07h)
UGG	78h	4	A4	4	AMC (07h)
UGU	7Ah	5	B1	5	AMC (07h)
UUG	7Ch	6	B2	6	AMC (07h)
UUP	7Eh	7	B3	7	AMC (07h)
UPU	80h	8	B4	8	AMC (07h)
UPP	82h	9	NA	9	AMC (07h)
PUU	84h	10	NA	10	AMC (07h)
PUP	86h	11	NA	11	AMC (07h)
PPU	88h	12	NA	12	AMC (07h)
GGP	8Ah	NA	NA	13	AMC (07h)
GUP	8Ch	NA	NA	14	AMC (07h)
GPG	8Eh	NA	NA	15	AMC (07h)
GPU	90h	NA	NA	16	AMC (07h)
GPP	92h	NA	NA	17	AMC (07h)
UGP	94h	NA	NA	18	AMC (07h)
UPG	96h	NA	NA	19	AMC (07h)
PGG	98h	NA	NA	20	AMC (07h)
PGU	9Ah	NA	NA	21	AMC (07h)
PGP	9Ch	NA	NA	22	AMC (07h)
PLG	9Eh	NA	NA	23	AMC (07h)
PPG	A0h	NA	NA	24	AMC (07h)
UUU	A2h	NA	NA	25	AMC (07h)
PPP	A4h	NA	NA	26	AMC (07h)



Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title

Size  
A4

Number

Revision







Date: 2015-04-20

File: C:\Users\...MPMI.SchDoc

Sheet of

Drawn By:





VIN	Vout	Lout	R1	R2	Rf	Cf(pF)	Cc(nF)	Rc(k)	Cp(pF)	Resistance for Current Gain
12	0.8	1.8	24.9	NI	NI	NI	NI	NI	15	3.6
12	1.0	2.5	24.9	100	1	150	15	0.825	NI	4
12	1.1	2.5	24.9	66.5	1	150	10	2	NI	20
12	1.2	2.5	24.9	49.9	1	150	10	2	NI	20
12	1.5	3.6	24.9	28.7	1	150	10	2.49	NI	20
12	1.8	3.6	24.9	20	1	150	10	2.49	NI	20
12	2.5	4.7	24.9	11.8	1	150	8.2	3.74	NI	25
12	3.3	4.7	24.9	7.87	1	150	6.8	4.99	NI	27
12	5.0	7.2	24.9	4.75	1	150	3.9	10	NI	27

Copyright CNPEM 2012.


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1.1. (<http://ohw.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title		
Size	Number	Revision
A4		
Date:	2015-04-20	Sheet of
File:	C:\Users\...SUP 1.2 1.8.SchDoc	Drawn By:










Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title		
Size	Number	Revision
A4		
Date:	2015-04-20	Sheet of
File:	C:\Users\JTAG Configuration.SchDoc	Drawn By:






Copyright CNPEM 2012.


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.





All capacitors without values are 100nF 0201 by default





LPC1114:  
CPU: 100MHz  
Flash: 128KB  
SRAM: 32KB  
Ethernet  
USB slave  
CAN: 2  
I2S: no  
DAC: no


Copyright CNPEM 2012.

This document describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this document under the terms of the CERN OHL v1.1. This document is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.

Access Area	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EEPROM	1	0	1	0	A2	A1	A0	R/W
ELI or Serial Number Read	1	0	1	0	A2	A1	A0	1

Title	Size	Number	Revision
A3			
Date:	2015-04-20		
File:	C:\Users\CPU\SchDoc		
Sheet of			
Drawn By:			






Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title		
Size	Number	Revision
A4		
Date:	2015-04-20	Sheet of
File:	C:\Users\...\Thermometers.SchDoc	Drawn By:






Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

R1	R2	I <sub>r</sub>	V <sub>out</sub>	R1/R2	Error
330.0 ?	100.0 ?	7.650 mA	3.290 V	3.300	0.41 %
430.0 ?	130.0 ?	5.885 mA	3.295 V	3.308	0.18 %
1000.0 ?	300.0 ?	2.550 mA	3.315 V	3.333	0.59 %
1100.0 ?	330.0 ?	2.318 mA	3.315 V	3.333	0.59 %
1200.0 ?	360.0 ?	2.125 mA	3.315 V	3.333	0.59 %
1300.0 ?	390.0 ?	1.962 mA	3.315 V	3.333	0.59 %
2700.0 ?	820.0 ?	0.933 mA	3.284 V	3.293	0.64 %
3000.0 ?	910.0 ?	0.841 mA	3.287 V	3.297	0.51 %

R1	R2	I <sub>r</sub>	V <sub>out</sub>	R1/R2	Error
150.0 ?	160.0 ?	4.781 mA	1.482 V	0.938	2.42 %
1500.0 ?	1600.0 ?	0.478 mA	1.482 V	0.938	2.42 %



Title		
Size	Number	Revision
A4		
Date:	2015-04-20	Sheet of
File:	C:\Users\...\SUP_1.5_3.3.SchDoc	Drawn By:




Title			
Size A4	Number		Revision
Date:	2015-04-20	Sheet of	
File:	C:\Users\...\SUP IV.SchDoc	Drawn By:	


















This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



Title			
Size A3	Number		Revision
Date:	2015-04-20	Sheet	of
File:	C:\Users\FMC\HPC1 SchDoc	Drawn By:	





1) Due to the SDRAM pins on FPGA banks 32 and 33, s you had to place the FMC1 user-defined IOs to FMC banks 34, 35, 36 and 16, mixing right and left columns. The bank 16 was dedicated for HA pins. Wouldn't it be better to place the FMC bank B on FPGA bank 16 and FMC bank A to 34, 35 and 36 so as to keep the symmetry at least for the FMC bank A? I'm imagining future application where FMC banks A and B are used for different purposes, it's more likely to be ok to separate A and B (the with no option to propagate clocks other than global buffer) than LA and HA. Do you agree?

2) Still about the distribution of IO banks, I would like to suggest we put the first half of the LA bank (LA00-LA16) in between the banks accomplishing LA17-LA33 and HA. This way we have the LA clock-capable pins LA00 and LA01 at the center, and we can propagate it to adjacent banks.

3) Following the same thinking in (2), we could keep HB adjacent to HA, not LA, since it will be more likely that HA will need a clock from LA than HB will eventually need a clock coming from LA.

4) It would be nicer to have primary and secondary \_CC pins of a given half-bank routed to different types (SRCC and MRCC) o FPGA special clock pin. For example:

Title		Revision	
Size	Number		
A3			
Date:	2015-04-20	Sheet of	
File:	C:\Users\FMC\HPC2\SchDoc	Drawn By:	


Copyright CNPEM 2012.  
This document describes Open Hardware and is licensed under the terms of the CERN OHL v.1.1.  
(http://ohw.org/CERN/OHL). This document is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.








MLVDS\_DR\_DE SE SIG SE50




MLVDS\_F SE SIG SE50

MLVDS-FPGA




Copyright CNPEM 2012.



This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



SN65MLVD040RGZT




MLVDS DE SIG SE60DE100



Title		
Size	Number	Revision
A4		
Date:	2015-04-20	Sheet of
File:	C:\Users\M-LVDS PHY.SchDoc	Drawn By:





Copyright CNPEM 2012.


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1 (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Changed Names  
FMC - F2N

ADDR1 Pin	ADDR0 Pin	I2C Device Address
0	0	0x90
0	1	0x92
1	0	0x94
1	1	0x96

Title	Number	Revision
Date:	2015-04-20	Sheet of
File:	C:\Users\A\clock_management_SchDoe	Drawn By:







SATA naming is relative to HOST


Apply to all AMC ports: see table 6-1 PICMG AMC.0 R2.0 1.5.11.2006

For normal SATA cables apply:

B = HOST SATA RX



A = HOST SATA TX

There also Exist a Cross-Over SATA Cable so always there is a possibility to change that




RXes are CARRIER-OUTPUT

TXes are CARRIER-INPUT



OPTIONAL AMC PORTS ROUTING TO THE LVDS - CERN timing system requirement



OPTIONAL SATA/SAS PORTS ROUTING TO THE MGT

Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title		
Size	Number	Revision
A4		
Date:	2015-04-20	Sheet of
File:	C:\Users\AMC-SATA.SchDoc	Drawn By:



1

2

3

4

A

A

B


B

C

C

D

D



Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title

Size

Number

Revision

Date: 2015-04-20

Sheet of

File: C:\Users\...SUP\_2.5\_FMC.SchDoc

Drawn By:

1

2

3



4




# INPUT FROM CROSSBAR

Copyright CNPEM 2012.


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



## TO FMC CON



## TO FPGA



Title		
Size	Number	Revision
A4		
Date:	2015-04-20	Sheet of
File:	C:\Users\...FMC Clocks.SchDoc	Drawn By:



A

B

C


D

A

B

C

D



A1	A0	SLAVE ADDRESS
GND	GND	1000 000
GND	VS+	1000 001
GND	SDA	1000 010
GND	SCL	1000 011
VS+	GND	1000 100
VS+	VS+	1000 101
VS+	SDA	1000 110
VS+	SCL	1000 111
SDA	GND	1001 000
SDA	VS+	1001 001
SDA	SDA	1001 010
SDA	SCL	1001 011
SCL	GND	1001 100
SCL	VS+	1001 101
SCL	SDA	1001 110
SCL	SCL	1001 111

Copyright CNPEM 2012.


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title		
Size	Number	Revision
A4		
Date:	2015-04-20	Sheet of
File:	C:\Users\UI_mon\SchDoc	Drawn By:











Added Resistor and schotky to Vbat



Copyright CNPEM 2012.


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title		
Size A4	Number	Revision
Date:	2015-04-20	Sheet of
File:	C:\Users\...\RTCE.SchDoc	Drawn By:



SE60DE100

TCLKB\_C\_P  
TCLKB\_C\_N  
TCLKD\_C\_P  
TCLKD\_C\_N  
TCLKA\_C\_P  
TCLKA\_C\_N  
TCLKC\_C\_P  
TCLKC\_C\_N  
TCLKC\_FMC1\_N  
TCLKC\_FMC1\_P  
TCLKA\_FMC1\_P  
TCLKA\_FMC1\_N  
FMC1\_CLK3\_BIDIR\_C\_P  
FMC1\_CLK3\_BIDIR\_C\_N  
FMC2\_CLK3\_BIDIR\_C\_P  
FMC2\_CLK3\_BIDIR\_C\_N  
FMC2\_CLK2\_IN\_N  
FMC2\_CLK2\_IN\_P  
FMC1\_CLK2\_IN\_P  
FMC1\_CLK2\_IN\_N  
FMC1\_CLK2\_OUT\_P  
FMC1\_CLK2\_OUT\_N  
FMC2\_CLK2\_OUT\_P  
FMC2\_CLK2\_OUT\_N



Title		
Size	Number	Revision
A3		
Date:	2015-04-20	Sheet of
File:	C:\Users\Low jitter CLK bypass Sch	Drawn By: