

Project/Equipment: FmcAdc100M14b4cha

Document: EN-ICE

Linear Technologies' ADC
105MSPS 14b


European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

Designer: Maciej Fimiarz
Drawn by: Maciej Fimiarz
Check by: -
Last Mod.: 2010-01-27
File: ADC.SchDoc
Print Date: 2010-02-02 16:37:31
Sheet - of -

EDA-XXXXXX-VX-X


Rev: A4 -

A




A

B




B

C




C

D



D

E




E

Project/Equipment

FmcAdc100MI4b4cha

Document



Designer	Designer
Drawn by Maciej Fimiarz	XX/XX/XXXX
Check by -	-
Last Mod. -	2010-02-02
File DAC.SchDoc	
Print Date 2010-02-02 16:37:31	
Sheet - of -	

DACs and Vref source for offset correction

European Organization for Nuclear Research
CH-1211 Genvee 23 - Switzerland

EDA-XXXXXX-VX-X

Sheet - of -
A4 Rev -

A

B

C

D

E

A

B



C

D


E

Warning!
 Following the VITA 57.1 standard:
 GA0 goes to A1
 GA1 goes to A0

24AA64T A6-A3 = 1010
MCP9801 A6-A3 = 1001



Project/Equipment		FmcAdc100MI4b4cha	Designer	Designer
Document			Drawn by	Maciej Fimiarz
EN-ICE			Check by	-
			Last Mod.	2010-01-25
			File	I2C mem LED.SchDoc
			Print Date	2010-02-02 16:37:31
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		Sheet	- of -	
EDA-XXXXXX-VX-X				Size Rev



A

A

Switches configuration:

	channel 1	channel 2	channel 3	channel 4
sw1	LA02_P	LA07_P	LA15_P	LA21_P
sw2	LA02_N	LA07_N	LA15_N	LA21_N
sw3	LA03_P	LA12_P	LA20_P	LA25_P
sw4	LA03_N	LA12_N	LA20_N	LA25_N
sw5	LA04_P	LA11_P	LA19_P	LA24_P
sw6	LA04_N	LA11_N	LA19_N	LA24_N
sw7	LA08_P	LA16_P	LA22_P	LA29_P

SPI - SCK	LA33_P
SPI - DIN	LA33_N
SPI - DAC_RST	LA32_N
SPI - CS_ADC	LA32_P
SPI - CS_DAC1	LA31_P
SPI - CS_DAC2	LA31_N
SPI - CS_DAC3	LA30_P
SPI - CS_DAC4	LA30_N
LED1	LA28_P
LED2	LA28_N

B

B

	sw1	sw2	sw3	sw4	sw5	sw6	sw7
100mV range:	on	on	off	-	off	on	off
1V range:	on	off	off	-	on	off	off
10V range:	on	off	on	-	off	off	on
DC offset error calibration:	off	off	off	off	off	off	on
50Ohm termination:	-	-	-	on	-	-	-

C

C

Trigger: DCO - output clock FR - frame sync optional ADC clock	LA00_P_CC LA18_P_CC LA17_P_CC LA01_P_CC	LA00_N_CC LA18_N_CC LA17_N_CC LA01_N_CC	thesee lines can be swapped
ADC clock	CLK2_BIDIR_P	CLK2_BIDIR_N	
ADC output 1 A	LA06_P	LA06_N	
ADC output 1 B	LA05_P	LA05_N	
ADC output 2 A	LA10_P	LA10_N	
ADC output 2 B	LA09_P	LA09_N	
ADC output 3 A	LA13_P	LA13_N	
ADC output 3 B	LA14_P	LA14_N	
ADC output 4 A	LA26_P	LA26_N	
ADC output 4 B	LA27_P	LA27_N	

Every single pair can be swapped with another to make routing simplier.
 Every single line can be swapped with another without any restriction.

D

D



E

E

Project/Equipment		FmcAdc100MI4b4cha		
Document		Designer	Designer	
	EN-ICE	Drawn by	Maciej Fimiarz	XX/XX/XXXX
		Check by	-	-
		Last Mod.	-	2010-01-22
		File	pin configuration.SchDoc	
		Print Date	2010-02-02 16:37:32	Sheet - of -
		European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		A4 -
EDA-XXXXXX-VX-X				

A

1




► VADI is set to 2.5V because

- there is no need of level matching for DAC SPI interface
 - FMC board could be tested with Xilinx kit, where VADJ is fixed to 2.5V

6

104



Project/Equipment	FrtAdc100M14b4cha			
Document		Designer	Designer	
EN-ICE 	Power supplies -	Drawn by	Maciej Fimiarz	XX/XX/XXXX
		Check by	-	-
		Last Mod.	-	2010-02-02
		File	power_supply.SchDoc	
		Print Date	2010-02-02 16:37:32	Sheet - of -
	European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland	EDA-XXXXXX-VX-X	Size A4	Rev -

