









### High Pin Count Rows





VAdj1 is not defined as power supply and therefore as global signal as it might differ for the 2 FMC



### High Pin Count Rows



### Low Pin Count Rows



### High Pin Count Rows




LaP and LaN are LVDS lines







NB: the LVDS pairs must have a differential impedance of 100 ohm and be routed with no skew between the P and the N lines. The skew between the various La pairs should be kept as low as possible.

LaP and LaN are LVDS lines





### High Pin Count Rows





VAdj2 is not defined as power supply and therefore as global signal as it might differ for the 2 FMC



### High Pin Count Rows

























### Low Pin Count Rows








### High Pin Count Rows








Project/Equipment	-	Designer	Andrea Boccardi
Document	-	Drawn by	Andrea Boccardi
	<b>VME FMC Carrier</b> <b>- Power Supplies -</b>	Check by	CEGELEC BC
		Last Mod.	23/07/2010
		File	PowerSupplies SchDoc
Print Date	10/08/2010 18:25:43	Sheet	4 of 11
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		EDA-02030-V1-0	A2







Project/Equipment -		Designer Andrea Boccardi	30/03/2010
Document		Drawn by Andrea Boccardi	06/04/2010
		Check by CEGELEC BC	23/07/2010
		Last Mod. -	
		File DDR3.SchDoc	Sheet 5 of 11
		Print Date 10/08/2010 18:25:44	Rev A3
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		<b>EDA-02030-V1-0</b>	

SRAM 1



SRAM 2



Project/Equipment	-	Designer	Andrea Boccardi	30/03/2010
Document		Drawn by	Andrea Boccardi	06/04/2010
		Check by	CEGELEC BC	23/07/2010
		Last Mod.	-	23/07/2010
		File	SRAM.SchDoc	
		Print Date	10/08/2010 18:25:44	
		Sheet	6 of 11	
		Ver	A3	
		Rev	-	








EN-ICE CERN

**VME FMC Carrier - SRAM -**
















European Organization for Nuclear Research  
CH-1211 Genève 23 - Switzerland














EDA-02030-V1-0

















Add some TP (just vias) if there are spare pins





as from page 79 of the AD9516 datasheet





Project/Equipment -		Designer Andrea Boccardi	30/03/2010
Document		Drawn by Andrea Boccardi	06/04/2010
EN-ICE		Check by CEGELEC BC	23/07/2010
CERN		Last Mod. -	23/07/2010
		File VMEP0.SchDoc	Sheet 11 of 11
		Print Date 10/08/2010 18:25:50	Rev A3
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		EDA-02030-V1-0	