


A

B


C

D




Copyright CERN 2014.


This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.









Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.











Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

Title: CPU_IO_Ports		
Size: A4	Drawn by: J. Gabriel R.E.	
Revision: 3.4	Date: 18/06/2014	Sheet 9 of 23
Project: White Rabbit		


C/Baza, Parcela 19, Nave 3
Poligono Ind. Juncaril
18210-Peligros-Granada
Spain
www.sevensols.com

SEVEN
Solutions



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohw.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



A

B

C



D

A

B

C



D




QDRII_VREF
VREFQDRII

Copyright CERN 2014.



This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.




SMI links 1-6 -> fabric E



SMI links 1-6 -> fabric D




IC33C



XC6VLX240T-1FF1156C


Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.




FPGA_GPIO[0..39]

FPGA_GPIO[0..39]




Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



IC33A

BANK 12



XC6VLX240T-1FF1156C

Copyright CERN 2014.


This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.




Title: SMI_Link_7-12		
Size: A4	Drawn by: J. Gabriel R.E.	
Revision: 3.4	Date: 18/06/2014	Sheet 18 of 23
Project: White Rabbit		

C/Baza, Parcela 19, Nave 3
Poligono Ind. Juncaril
18210-Peligros-Granada
Spain
www.sevensols.com




QDRII Memories finally will be not mounted in this White Rabbit Switch V3.4 version.






▲ QDRII Memory finally will be not mounted in this White Rabbit Switch V3.4 version.




Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.





Copyright CERN 2014.








This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohw.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



▲ VCCO of Banks 25 and 36 is +1V8




IC6F





Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



IC50A



Title: CPU_DDR2		
Size: A4	Drawn by: J. Gabriel R.E.	
Revision: 3.4	Date: 18/06/2014	Sheet 23 of 23
Project: White Rabbit		

C/Baza, Parcela 19, Nave 3
Polígono Ind. Juncaril
18210-Peligros-Granada
Spain
www.sevensols.com

SEVEN
Solutions

1	2	3	4	5	6	7	8
A							
B							
C							
D							

Jumpers

JP2

Jumper_Part

Heatsink FPGA

BOM1

FPGA_Heatsink

BOM2

Heatsink

Clip

Heatsink_Clip

BOM3

Heatsink

Gap Pad

Gap Pad (1/9) 101x101mm