HDL Core Lib

This is the modified Wishbone specification which includes pipelined access. It's a copy of the document hosted in http://opencores.org/opencores,wishbone

Papers, articles and presentations on synchronization across clock domains inside FPGAs.