Overview

A QDR II RAM controller for the Virtex 6 FPGA family. This core is compliant with the Wishbone bus.

  • Status: Planning

Issue tracking

View all issues

Members

Manager: Miguel Mendez Macias