Maciej Fimiarz

FMC ADC 100M 14b 4cha (Developer, 19/02/2010)
FMC ADC 200k 16b 11cha (Developer, 19/03/2010)
FMC DAC 10M 16b 4cha (Developer, 10/08/2010)
FMC DIO 16ch TTL a (Developer, 15/07/2010)
OHR Support (Reporter, 19/02/2010)

Reported issues: 8

10:10 FMC ADC 100M 14b 4cha Bug #95 (Assigned): noise level has increased after offset correction circuit modification: To get rid of the "dip" in frequency response, the offset correction circuit has been modified slightly. As a result,...

17:02 FMC ADC 100M 14b 4cha Bug #94 (Assigned): small "dip" in frequency response at about 80 kHz: By the measurements we discovered small "dip" - minus 6 dB - in frequency response at about 80 kHz. simulations shown...
16:49 FMC ADC 100M 14b 4cha Bug #65: High power dissipation factor makes board overheat: Two 47 Ohm resistors connected in parallel are added in series with LT3080 regulator. The heat creation is now more b...
16:43 FMC ADC 100M 14b 4cha Bug #64: temperature of the coupled coil is too high: Maciej Fimiarz wrote:
> the SDQ coil is now replaced by the CTX10-1 coupled coil. To keep the conditions of the coil...
16:42 FMC ADC 100M 14b 4cha Bug #64: temperature of the coupled coil is too high: the SDQ coil is now replaced by the CTX10-1 coupled coil. To keep the conditions of the coil optimal, the LT1931A is ...
16:37 FMC ADC 100M 14b 4cha Bug #93 (Resolved): the order of the lines connecting the ADC and the FPGA must be changed: For now, we've got the access to only two out of the four channels of the ADC. It is because ADC uses the fast serial...

Also available in: Atom