Explore projects
-
Projects / AIDA-2020 TLU - Software
GNU Affero General Public License v3.0Updated -
Projects / AIDA-2020 TLU - Hardware
CERN Open Hardware Licence v1.2Updated -
Projects / AIDA-2020 TLU - Gateware
GNU General Public License v3.0 or laterFPGA Firmware ( "Gateware" ) for AIDA-2020 TLU and AIDA mini-TLU
Uses "IPBus Build" ( ipbb )
Build instructions at Instructions here
Updated -
FMC 4 channel Serial link transceiver with differential LEMO connectors. Differential signalling with Vh=3.3V and Vl=1.7V. More info at the Wiki page
Updated -
Projects / LHC Instability Trigger Distribution LIST
GNU General Public License v3.0 onlyLIST is a trigger distribution system based on White Rabbit. It can receive a trigger from a “cloud” of devices and distribute it to all relevant devices to for example freeze their acquisition buffers. The latency between reception and transmission of a trigger is done with a low and notably fixed latency, with an accuracy of better than 1 ns. The hardware of the LIST nodes is based on the SVEC FMC carrier equipped with a FMC TDC mezzanine and a Fine Delay mezzanine. More info at the Wiki page
Updated -
Intel Arria V based VME64x carrier for one FMC+ mezzanine with six SFP connectors, DDR3 memory and clocking resources to support White Rabbit. For more details please refer to the wiki pages.
Updated -
The CTR FMC is an FMC card that can be used, in conjunction with the Simple PCIe FMC carrier (SPEC), to design a General Machine Timing (GMT) Receiver. More info at the Wiki page
Updated -
FMC prototype board fmc-prt-lpc is providing means to develop FMC systems for later integration to standard FMC Low-Pin Count form factor. Breadboard area connecting LPC pins. More info at the Wiki page
Updated -
PC/104 OneBank Carrier for SoC Modules. The EMC2-DP is a PCIe/104 OneBank Carrier for a Trenz compatible SoC Module and has expansion for a VITA57.1 FMC LPC I/O board and also has I/O pins, using a 100-way Samtec RazorBeam connectors system. Board developed with EU funding on the Artemis EMC2 project. More info at the Wiki page
Updated -
FMC VHDCI is a simple breakout board that connects signals from an Low Pin Count (LPC) FMC connector to an VHDCI connector. The signals are not buffered. More info at the Wiki page
Updated -
A low cost, low complexity FMC carrier based on Xilinx Artix-7
Updated -
fmc-adc-subsamp125m14b4cha is a 4 channel 125MSPS 14 bit ADC low pin count FPGA Mezzanine Card (VITA 57). It is designed for undersampling signals with a frequency higher than 125 MHz. More info at the Wiki page
Updated -
FMC DIO 32CH LVDS is a universal 32-channel bi-directional LVDS card. It uses a VHDCI connector compatible with standard SCSI cables. There is also micro-HDMI connector on the front panel with I2C and some LVDS signals so that standard HDMI cables can be used. Each channel may be optionally AC-coupled (0R resistors need to be removed) and is ESD-protected. All channels are terminated to 1.65V by two 50 Ohm resistors. The direction of each channel is programmed via a serial interface. The VHDCI connector has also 3.3V supply and buffered I2C interface. The direction of each channel is programmed via a serial interface. More info at the Wiki page
Updated -
The Dual AMC carrier enables stand-alone operation of an AMC FMC carrier or any other AMC board. It has 4 SFP connectors, 2 QSFP cages, 8 trigger I/O routed to the MLVDS ports and power entry. Two versions, allowing the use of a RTM or not. More info at the Wiki page
Updated -
Projects / FMC DEL 1ns 2cha
GNU Lesser General Public License v2.1 onlyA fine delay generator in FMC LPC format with 1 input and 2 outputs. The resolution is 1 ns. Optimized for high frequency pulse repetition rates synchronized to an external clock. More info at the Wiki page
Updated -
A carrier for two low pin count FPGA Mezzanine Cards (VITA 57), analog inputs and fail-safe functionality. It has memory and clocking resources and supports the White Rabbit timing and control network. Stand-alone board for use in a 'pizza-box'. More info at the Wiki page
Updated -
-
FMC WorldFIP is an interface card for the WorldFIP network in an LPC FMC form-factor. The hardware is described in the FMC WorldFIP project.
Updated -
Production and functional tests for fmc-dac-600m-12b-1cha-dds
Updated -
FmcDIO10i8o is an I/O card in FMC form-factor. Its 10 inputs use fast differential comparators (propagation delay < 1 ns) with individual 8-bit DACs of minimum 1 MSPS output settling. The 8 outputs are TTL level. More info at the Wiki page
Updated