Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
A
AsyncArt
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
AsyncArt
Commits
f213171c
Commit
f213171c
authored
Aug 25, 2019
by
Javier D. Garcia-Lasheras
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Add missing headers to the AsyncArt HDL libraries
parent
5d6d2643
Expand all
Hide whitespace changes
Inline
Side-by-side
Showing
9 changed files
with
666 additions
and
0 deletions
+666
-0
LICENSE.txt
hdl/LICENSE.txt
+458
-0
asyncart_demo.v
hdl/verilog/asyncart_demo.v
+25
-0
asyncart_reg.v
hdl/verilog/asyncart_reg.v
+26
-0
asyncart_sink.v
hdl/verilog/asyncart_sink.v
+26
-0
asyncart_source.v
hdl/verilog/asyncart_source.v
+26
-0
asyncart_demo.vhd
hdl/vhdl/asyncart_demo.vhd
+27
-0
asyncart_reg.vhd
hdl/vhdl/asyncart_reg.vhd
+26
-0
asyncart_sink.vhd
hdl/vhdl/asyncart_sink.vhd
+26
-0
asyncart_source.vhd
hdl/vhdl/asyncart_source.vhd
+26
-0
No files found.
hdl/LICENSE.txt
0 → 100644
View file @
f213171c
This diff is collapsed.
Click to expand it.
hdl/verilog/asyncart_demo.v
View file @
f213171c
//-----------------------------------------------------------------------------
// Title : AsyncArt micropipeline demo
// Project : AsyncArt
// URL : https://www.ohwr.org/project/asyncart
//-----------------------------------------------------------------------------
// File : asyncart_demo.v
// Author(s) : Javier Garcia Lasheras <jgarcia@gl-research.com>
// Company : GL Research Corporation SLU
//-----------------------------------------------------------------------------
// Description: Demonstrative Verilog demo for variable depth micropipelines.
//-----------------------------------------------------------------------------
// Copyright (c) 2006-2019 GL Research Corporation SLU
//-----------------------------------------------------------------------------
// GNU LESSER GENERAL PUBLIC LICENSE
//-----------------------------------------------------------------------------
// This source file is free software; you can redistribute it and/or modify it
// under the terms of the GNU Lesser General Public License as published by the
// Free Software Foundation; either version 2.1 of the License, or (at your
// option) any later version. This source is distributed in the hope that it
// will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty
// of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
// See the GNU Lesser General Public License for more details. You should have
// received a copy of the GNU Lesser General Public License along with this
// source; if not, download it from http://www.gnu.org/licenses/lgpl-2.1.html
//-----------------------------------------------------------------------------
`include
"asyncart_source.v"
`include
"asyncart_sink.v"
...
...
hdl/verilog/asyncart_reg.v
View file @
f213171c
//-----------------------------------------------------------------------------
// Title : AsyncArt register rendezvous cell
// Project : AsyncArt
// URL : https://www.ohwr.org/project/asyncart
//-----------------------------------------------------------------------------
// File : asyncart_reg.v
// Author(s) : Javier Garcia Lasheras <jgarcia@gl-research.com>
// Company : GL Research Corporation SLU
//-----------------------------------------------------------------------------
// Description: Rendezvous cell for implementing micropipeline register stages.
//-----------------------------------------------------------------------------
// Copyright (c) 2006-2019 GL Research Corporation SLU
//-----------------------------------------------------------------------------
// GNU LESSER GENERAL PUBLIC LICENSE
//-----------------------------------------------------------------------------
// This source file is free software; you can redistribute it and/or modify it
// under the terms of the GNU Lesser General Public License as published by the
// Free Software Foundation; either version 2.1 of the License, or (at your
// option) any later version. This source is distributed in the hope that it
// will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty
// of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
// See the GNU Lesser General Public License for more details. You should have
// received a copy of the GNU Lesser General Public License along with this
// source; if not, download it from http://www.gnu.org/licenses/lgpl-2.1.html
//-----------------------------------------------------------------------------
module
asyncart_reg
(
output
fire_out
,
output
phase_out
,
...
...
hdl/verilog/asyncart_sink.v
View file @
f213171c
//-----------------------------------------------------------------------------
// Title : AsyncArt sink rendezvous cell
// Project : AsyncArt
// URL : https://www.ohwr.org/project/asyncart
//-----------------------------------------------------------------------------
// File : asyncart_sink.v
// Author(s) : Javier Garcia Lasheras <jgarcia@gl-research.com>
// Company : GL Research Corporation SLU
//-----------------------------------------------------------------------------
// Description: Rendezvous cell for implementing micropipeline sink stages.
//-----------------------------------------------------------------------------
// Copyright (c) 2006-2019 GL Research Corporation SLU
//-----------------------------------------------------------------------------
// GNU LESSER GENERAL PUBLIC LICENSE
//-----------------------------------------------------------------------------
// This source file is free software; you can redistribute it and/or modify it
// under the terms of the GNU Lesser General Public License as published by the
// Free Software Foundation; either version 2.1 of the License, or (at your
// option) any later version. This source is distributed in the hope that it
// will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty
// of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
// See the GNU Lesser General Public License for more details. You should have
// received a copy of the GNU Lesser General Public License along with this
// source; if not, download it from http://www.gnu.org/licenses/lgpl-2.1.html
//-----------------------------------------------------------------------------
module
asyncart_sink
(
output
fire_out
,
output
phase_out
,
...
...
hdl/verilog/asyncart_source.v
View file @
f213171c
//-----------------------------------------------------------------------------
// Title : AsyncArt source rendezvous cell
// Project : AsyncArt
// URL : https://www.ohwr.org/project/asyncart
//-----------------------------------------------------------------------------
// File : asyncart_source.v
// Author(s) : Javier Garcia Lasheras <jgarcia@gl-research.com>
// Company : GL Research Corporation SLU
//-----------------------------------------------------------------------------
// Description: Rendezvous cell for implementing micropipeline source stages.
//-----------------------------------------------------------------------------
// Copyright (c) 2006-2019 GL Research Corporation SLU
//-----------------------------------------------------------------------------
// GNU LESSER GENERAL PUBLIC LICENSE
//-----------------------------------------------------------------------------
// This source file is free software; you can redistribute it and/or modify it
// under the terms of the GNU Lesser General Public License as published by the
// Free Software Foundation; either version 2.1 of the License, or (at your
// option) any later version. This source is distributed in the hope that it
// will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty
// of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
// See the GNU Lesser General Public License for more details. You should have
// received a copy of the GNU Lesser General Public License along with this
// source; if not, download it from http://www.gnu.org/licenses/lgpl-2.1.html
//-----------------------------------------------------------------------------
module
asyncart_source
(
output
fire_out
,
output
phase_out
,
...
...
hdl/vhdl/asyncart_demo.vhd
View file @
f213171c
-------------------------------------------------------------------------------
-- Title : AsyncArt micropipeline demo
-- Project : AsyncArt
-- URL : https://www.ohwr.org/project/asyncart
-------------------------------------------------------------------------------
-- File : asyncart_demo.vhd
-- Author(s) : Javier Garcia Lasheras <jgarcia@gl-research.com>
-- Company : GL Research Corporation SLU
-------------------------------------------------------------------------------
-- Description: Demonstrative VHDL demo for variable depth micropipelines.
-------------------------------------------------------------------------------
-- Copyright (c) 2006-2019 GL Research Corporation SLU
-------------------------------------------------------------------------------
-- GNU LESSER GENERAL PUBLIC LICENSE
-------------------------------------------------------------------------------
-- This source file is free software; you can redistribute it and/or modify it
-- under the terms of the GNU Lesser General Public License as published by the
-- Free Software Foundation; either version 2.1 of the License, or (at your
-- option) any later version. This source is distributed in the hope that it
-- will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty
-- of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
-- See the GNU Lesser General Public License for more details. You should have
-- received a copy of the GNU Lesser General Public License along with this
-- source; if not, download it from http://www.gnu.org/licenses/lgpl-2.1.html
-------------------------------------------------------------------------------
library
ieee
;
use
ieee
.
std_logic_1164
.
all
;
use
ieee
.
numeric_std
.
all
;
...
...
hdl/vhdl/asyncart_reg.vhd
View file @
f213171c
-------------------------------------------------------------------------------
-- Title : AsyncArt register rendezvous cell
-- Project : AsyncArt
-- URL : https://www.ohwr.org/project/asyncart
-------------------------------------------------------------------------------
-- File : asyncart_reg.vhd
-- Author(s) : Javier Garcia Lasheras <jgarcia@gl-research.com>
-- Company : GL Research Corporation SLU
-------------------------------------------------------------------------------
-- Description: Rendezvous cell for implementing micropipeline register stages.
-------------------------------------------------------------------------------
-- Copyright (c) 2006-2019 GL Research Corporation SLU
-------------------------------------------------------------------------------
-- GNU LESSER GENERAL PUBLIC LICENSE
-------------------------------------------------------------------------------
-- This source file is free software; you can redistribute it and/or modify it
-- under the terms of the GNU Lesser General Public License as published by the
-- Free Software Foundation; either version 2.1 of the License, or (at your
-- option) any later version. This source is distributed in the hope that it
-- will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty
-- of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
-- See the GNU Lesser General Public License for more details. You should have
-- received a copy of the GNU Lesser General Public License along with this
-- source; if not, download it from http://www.gnu.org/licenses/lgpl-2.1.html
-------------------------------------------------------------------------------
library
ieee
;
use
ieee
.
std_logic_1164
.
all
;
use
ieee
.
numeric_std
.
all
;
...
...
hdl/vhdl/asyncart_sink.vhd
View file @
f213171c
-------------------------------------------------------------------------------
-- Title : AsyncArt sink rendezvous cell
-- Project : AsyncArt
-- URL : https://www.ohwr.org/project/asyncart
-------------------------------------------------------------------------------
-- File : asyncart_sink.vhd
-- Author(s) : Javier Garcia Lasheras <jgarcia@gl-research.com>
-- Company : GL Research Corporation SLU
-------------------------------------------------------------------------------
-- Description: Rendezvous cell for implementing micropipeline sink stages.
-------------------------------------------------------------------------------
-- Copyright (c) 2006-2019 GL Research Corporation SLU
-------------------------------------------------------------------------------
-- GNU LESSER GENERAL PUBLIC LICENSE
-------------------------------------------------------------------------------
-- This source file is free software; you can redistribute it and/or modify it
-- under the terms of the GNU Lesser General Public License as published by the
-- Free Software Foundation; either version 2.1 of the License, or (at your
-- option) any later version. This source is distributed in the hope that it
-- will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty
-- of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
-- See the GNU Lesser General Public License for more details. You should have
-- received a copy of the GNU Lesser General Public License along with this
-- source; if not, download it from http://www.gnu.org/licenses/lgpl-2.1.html
-------------------------------------------------------------------------------
library
ieee
;
use
ieee
.
std_logic_1164
.
all
;
use
ieee
.
numeric_std
.
all
;
...
...
hdl/vhdl/asyncart_source.vhd
View file @
f213171c
-------------------------------------------------------------------------------
-- Title : AsyncArt source rendezvous cell
-- Project : AsyncArt
-- URL : https://www.ohwr.org/project/asyncart
-------------------------------------------------------------------------------
-- File : asyncart_source.vhd
-- Author(s) : Javier Garcia Lasheras <jgarcia@gl-research.com>
-- Company : GL Research Corporation SLU
-------------------------------------------------------------------------------
-- Description: Rendezvous cell for implementing micropipeline source stages.
-------------------------------------------------------------------------------
-- Copyright (c) 2006-2019 GL Research Corporation SLU
-------------------------------------------------------------------------------
-- GNU LESSER GENERAL PUBLIC LICENSE
-------------------------------------------------------------------------------
-- This source file is free software; you can redistribute it and/or modify it
-- under the terms of the GNU Lesser General Public License as published by the
-- Free Software Foundation; either version 2.1 of the License, or (at your
-- option) any later version. This source is distributed in the hope that it
-- will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty
-- of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
-- See the GNU Lesser General Public License for more details. You should have
-- received a copy of the GNU Lesser General Public License along with this
-- source; if not, download it from http://www.gnu.org/licenses/lgpl-2.1.html
-------------------------------------------------------------------------------
library
ieee
;
use
ieee
.
std_logic_1164
.
all
;
use
ieee
.
numeric_std
.
all
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment