Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
B
Beam Positoning Monitor - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Beam Positoning Monitor - Gateware
Commits
15fdf54b
Commit
15fdf54b
authored
Jul 21, 2017
by
Lucas Russo
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
module/fmc_adc_common: propagate mmcm_rst signal up to fmc_adc_iface module
parent
41b30686
Show whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
19 additions
and
1 deletion
+19
-1
fmc_adc_clk.vhd
hdl/modules/fmc_adc_common/fmc_adc_clk.vhd
+7
-1
fmc_adc_iface.vhd
hdl/modules/fmc_adc_common/fmc_adc_iface.vhd
+6
-0
fmc_adc_pkg.vhd
hdl/modules/fmc_adc_common/fmc_adc_pkg.vhd
+6
-0
No files found.
hdl/modules/fmc_adc_common/fmc_adc_clk.vhd
View file @
15fdf54b
...
...
@@ -50,6 +50,9 @@ port
sys_clk_200Mhz_i
:
in
std_logic
;
sys_rst_i
:
in
std_logic
;
-- MMCM reset port
mmcm_rst_i
:
in
std_logic
:
=
'0'
;
-----------------------------
-- External ports
-----------------------------
...
...
@@ -115,6 +118,7 @@ architecture rtl of fmc_adc_clk is
signal
adc_clk2x_mmcm_out
:
std_logic
;
signal
mmcm_adc_locked_int
:
std_logic
;
signal
mmcm_adc_locked_sync
:
std_logic
;
signal
mmcm_rst_int
:
std_logic
;
-- Clock delay signals
signal
iodelay_update
:
std_logic
;
...
...
@@ -437,9 +441,11 @@ begin
CLKINSTOPPED
=>
open
,
CLKFBSTOPPED
=>
open
,
PWRDWN
=>
'0'
,
RST
=>
sys_rst_i
RST
=>
mmcm_rst_int
);
mmcm_rst_int
<=
sys_rst_i
or
mmcm_rst_i
;
-- Global clock buffer for MMCM feedback. Deskew MMCM configuration
cmp_adc_clk_fb_bufg
:
BUFG
port
map
(
...
...
hdl/modules/fmc_adc_common/fmc_adc_iface.vhd
View file @
15fdf54b
...
...
@@ -74,6 +74,9 @@ port
sys_rst_n_i
:
in
std_logic
;
sys_clk_200Mhz_i
:
in
std_logic
;
-- MMCM reset port
mmcm_rst_i
:
in
std_logic
:
=
'0'
;
-----------------------------
-- External ports
-----------------------------
...
...
@@ -228,6 +231,9 @@ begin
sys_clk_200Mhz_i
=>
sys_clk_200Mhz_i
,
sys_rst_i
=>
sys_rst
,
-- MMCM reset port
mmcm_rst_i
=>
mmcm_rst_i
,
-----------------------------
-- External ports
-----------------------------
...
...
hdl/modules/fmc_adc_common/fmc_adc_pkg.vhd
View file @
15fdf54b
...
...
@@ -361,6 +361,9 @@ package fmc_adc_pkg is
-- ADC clocks. One clock per ADC channel
adc_clk_i
:
in
std_logic
;
-- MMCM reset port
mmcm_rst_i
:
in
std_logic
:
=
'0'
;
-----------------------------
-- ADC Delay signals.
-----------------------------
...
...
@@ -474,6 +477,9 @@ package fmc_adc_pkg is
sys_rst_n_i
:
in
std_logic
;
sys_clk_200Mhz_i
:
in
std_logic
;
-- MMCM reset port
mmcm_rst_i
:
in
std_logic
:
=
'0'
;
-----------------------------
-- External ports
-----------------------------
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment