Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
B
Beam Positoning Monitor - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Beam Positoning Monitor - Gateware
Commits
2f0fa595
Commit
2f0fa595
authored
Aug 28, 2017
by
Lucas Russo
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
top/*/afc_v3: fix missing ddr_reset net constraint due to flatten_hierarchy = rebuild
parent
ec3c4335
Show whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
12 additions
and
3 deletions
+12
-3
dbe_bpm.xdc
hdl/top/afc_v3/vivado/dbe_bpm/dbe_bpm.xdc
+4
-1
dbe_bpm2.xdc
hdl/top/afc_v3/vivado/dbe_bpm2/dbe_bpm2.xdc
+4
-1
dbe_pbpm.xdc
hdl/top/afc_v3/vivado/dbe_pbpm/dbe_pbpm.xdc
+4
-1
No files found.
hdl/top/afc_v3/vivado/dbe_bpm/dbe_bpm.xdc
View file @
2f0fa595
...
...
@@ -1089,7 +1089,10 @@ set_max_delay -datapath_only -from [get_pins -hier -filter {NAME =
# 3. This pin will be probably the Q pin of the driving FF, but for a timing,
# analysis we want a valid startpoint. So, we get only this by using the all_fanin
# command
set pcie_user_ddr_reset [all_fanin -flat -only_cells -startpoints_only [get_pins -of_objects [get_nets -hier -filter {NAME =~ */theTlpControl/Memory_Space/ddr_reset}] -filter {IS_LEAF && (DIRECTION == "OUT")}]]
# FIXME. This might not work if the tools change the name of the "ddr_reset" net.
# Instead, use the actual name of the driving "ddr_reset" net
#set pcie_user_ddr_reset [all_fanin -flat -only_cells -startpoints_only [get_pins -of_objects [get_nets -hier -filter {NAME =~ */theTlpControl/Memory_Space/ddr_reset}] -filter {IS_LEAF && (DIRECTION == "OUT")}]]
set pcie_user_ddr_reset [get_cells -hier -filter {NAME =~ */theTlpControl/Memory_Space/General_Control_i_reg[16]}]
set_max_delay -from [get_cells $pcie_user_ddr_reset] 5.000
# Constraint DDR <-> PCIe clocks CDC
...
...
hdl/top/afc_v3/vivado/dbe_bpm2/dbe_bpm2.xdc
View file @
2f0fa595
...
...
@@ -1253,7 +1253,10 @@ set_max_delay -datapath_only -from [get_pins -hier -filter {NAME =
# 3. This pin will be probably the Q pin of the driving FF, but for a timing,
# analysis we want a valid startpoint. So, we get only this by using the all_fanin
# command
set pcie_user_ddr_reset [all_fanin -flat -only_cells -startpoints_only [get_pins -of_objects [get_nets -hier -filter {NAME =~ */theTlpControl/Memory_Space/ddr_reset}] -filter {IS_LEAF && (DIRECTION == "OUT")}]]
# FIXME. This might not work if the tools change the name of the "ddr_reset" net.
# Instead, use the actual name of the driving "ddr_reset" net
#set pcie_user_ddr_reset [all_fanin -flat -only_cells -startpoints_only [get_pins -of_objects [get_nets -hier -filter {NAME =~ */theTlpControl/Memory_Space/ddr_reset}] -filter {IS_LEAF && (DIRECTION == "OUT")}]]
set pcie_user_ddr_reset [get_cells -hier -filter {NAME =~ */theTlpControl/Memory_Space/General_Control_i_reg[16]}]
set_max_delay -from [get_cells $pcie_user_ddr_reset] 5.000
# Constraint DDR <-> PCIe clocks CDC
...
...
hdl/top/afc_v3/vivado/dbe_pbpm/dbe_pbpm.xdc
View file @
2f0fa595
...
...
@@ -461,7 +461,10 @@ set_max_delay -datapath_only -from [get_pins -hier -filter {NAME =
# 3. This pin will be probably the Q pin of the driving FF, but for a timing,
# analysis we want a valid startpoint. So, we get only this by using the all_fanin
# command
set pcie_user_ddr_reset [all_fanin -flat -only_cells -startpoints_only [get_pins -of_objects [get_nets -hier -filter {NAME =~ */theTlpControl/Memory_Space/ddr_reset}] -filter {IS_LEAF && (DIRECTION == "OUT")}]]
# FIXME. This might not work if the tools change the name of the "ddr_reset" net.
# Instead, use the actual name of the driving "ddr_reset" net
#set pcie_user_ddr_reset [all_fanin -flat -only_cells -startpoints_only [get_pins -of_objects [get_nets -hier -filter {NAME =~ */theTlpControl/Memory_Space/ddr_reset}] -filter {IS_LEAF && (DIRECTION == "OUT")}]]
set pcie_user_ddr_reset [get_cells -hier -filter {NAME =~ */theTlpControl/Memory_Space/General_Control_i_reg[16]}]
set_max_delay -from [get_cells $pcie_user_ddr_reset] 5.000
# Constraint DDR <-> PCIe clocks CDC
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment