Skip to content

B
Beam Positoning Monitor - Software
Commit f40dbda7 authored by Lucas Russo's avatar Lucas Russo
Browse files
Options

sm_io/*/trigger_iface/*: fix wrong TRANSM/RCV_LEN limits

parent b6ec41f4
Hide whitespace changes
Inline Side-by-side
Showing with 4 additions and 4 deletions
src/sm_io/modules/trigger_iface/sm_io_trigger_iface_exp.c
View file @ f40dbda7
...@@ -72,8 +72,8 @@ RW_PARAM_FUNC(trigger_iface, transm_count_rst) { ...@@ -72,8 +72,8 @@ RW_PARAM_FUNC(trigger_iface, transm_count_rst) {
NO_FMT_FUNC, SET_FIELD); NO_FMT_FUNC, SET_FIELD);
} }
#define BPM_TRIGGER_IFACE_RCV_LEN_MIN ((1 << 8) -1) /* Receiver Debounce Length */ #define BPM_TRIGGER_IFACE_RCV_LEN_MIN 0 /* Receiver Debounce Length */
#define BPM_TRIGGER_IFACE_RCV_LEN_MAX ((1 << 8) -1) /* Receiver Debounce Length */ #define BPM_TRIGGER_IFACE_RCV_LEN_MAX ((1 << 8) -1) /* Receiver Debounce Length */
RW_PARAM_FUNC(trigger_iface, rcv_len) { RW_PARAM_FUNC(trigger_iface, rcv_len) {
SET_GET_PARAM_CHANNEL(trigger_iface, WB_TRIGGER_IFACE_RAW_REG_OFFS, WB_TRIG_IFACE, SET_GET_PARAM_CHANNEL(trigger_iface, WB_TRIGGER_IFACE_RAW_REG_OFFS, WB_TRIG_IFACE,
CH0_CFG, RCV_LEN, TRIGGER_IFACE_CHAN_OFFSET, TRIGGER_IFACE_NUM_CHAN, MULT_BIT_PARAM, CH0_CFG, RCV_LEN, TRIGGER_IFACE_CHAN_OFFSET, TRIGGER_IFACE_NUM_CHAN, MULT_BIT_PARAM,
...@@ -81,8 +81,8 @@ RW_PARAM_FUNC(trigger_iface, rcv_len) { ...@@ -81,8 +81,8 @@ RW_PARAM_FUNC(trigger_iface, rcv_len) {
NO_FMT_FUNC, SET_FIELD); NO_FMT_FUNC, SET_FIELD);
} }
#define BPM_TRIGGER_IFACE_TRANSM_LEN_MIN ((1 << 8) -1) /* Receiver Debounce Length */ #define BPM_TRIGGER_IFACE_TRANSM_LEN_MIN 0 /* Receiver Debounce Length */
#define BPM_TRIGGER_IFACE_TRANSM_LEN_MAX ((1 << 8) -1) /* Receiver Debounce Length */ #define BPM_TRIGGER_IFACE_TRANSM_LEN_MAX ((1 << 8) -1) /* Receiver Debounce Length */
RW_PARAM_FUNC(trigger_iface, transm_len) { RW_PARAM_FUNC(trigger_iface, transm_len) {
SET_GET_PARAM_CHANNEL(trigger_iface, WB_TRIGGER_IFACE_RAW_REG_OFFS, WB_TRIG_IFACE, SET_GET_PARAM_CHANNEL(trigger_iface, WB_TRIGGER_IFACE_RAW_REG_OFFS, WB_TRIG_IFACE,
CH0_CFG, TRANSM_LEN, TRIGGER_IFACE_CHAN_OFFSET, TRIGGER_IFACE_NUM_CHAN, MULT_BIT_PARAM, CH0_CFG, TRANSM_LEN, TRIGGER_IFACE_CHAN_OFFSET, TRIGGER_IFACE_NUM_CHAN, MULT_BIT_PARAM,
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment