



Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

Based on FASEC design
EDA-03288-V3


 The European Synchrotron	Doc. Num.:	Ver.:	Sheet:			
	Project:	B	1 of 36			
	Sheet:			2	03/2020	broquet
	Top Level			Rev.	Date	Author
	File:	CITY_top.SchDoc		SVN: 0ad000d878a305846b54493311		




ERC note: ignore warning 'extra pin IC30-3,4 in Normal of part IC30' .

Copyright CERN 2018.


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


	Doc. Num.:	Ver.:	Sheet:		
		B	3 of 36		
	Project:	CITY			
	Sheet:	DDS ADC			
	File:	CITY_DDS_ADC_filter.SchDoc			
	Rev.	2	Date	03/2020	Author
					broquet
	SVN:	cd3caf30cb1f52dc081901255772			




Copyright CERN 2018.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


	Doc. Num.:	Ver.:	Sheet:			
		B	6 of 36			
	Project:	CITY				
	Sheet:	DDS Power Supply Regulators				
	File:	CITY_DDS_power.SchDoc				
	Rev.	2	03/2020	broquet	Author	
	SVN:					




Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.





Based on FMC DIO 5ch TTL schematics, EDA-02408-V2-0







Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


	Doc. Num.:	Ver.:	Sheet:	-	-	-
	-	B	9.1 of 36	-	-	-
	Project:	CITY				
	Sheet:	DO 2 channels				
	File:	CITY_DO_2channels.SchDoc				
Rev. Date Author				2	03/2020	broquet
SVN:						







Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


	Doc. Num.:	Ver.:	Sheet:	-	-	-
	-	B	9.3 of 36	-	-	-
	Project:	CITY				
	Sheet:	DO 2 channels				
	File:	CITY_DO_2channels.SchDoc				
SVN:				2	03/2020	broquet
				Rev.	Date	Author




Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

	Doc. Num.:	Ver.:	Sheet:	-	-	-
	-	B	9.4 of 36	-	-	-
	Project:	CITY				
	Sheet:	DO 2 channels				
	File:	CITY_DO_2channels.SchDoc				
SVN:				2	03/2020	broquet
				Rev.	Date	Author







Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

	Doc. Num.:	Ver.:	Sheet:	-	-	-
	-	B	9.6 of 36	-	-	-
	Project:	CITY				
	Sheet:	DO 2 channels				
	File:	CITY_DO_2channels.SchDoc				
SVN:				2	03/2020	broquet
				Rev.	Date	Author

64 Kbit EEPROM (I2C @ 100 kHz max)




Board identification




IO0 IO1
PCB version : 0 0
IO2 IO3 IO4 IO5 IO6 IO7
BOARD ID (11): 1 1 0 1 0 0



Card temperature surveillance




I2C address bus for DO channel IO registers



DACs for Inputs BIAS and Fine Delay Tune / User LED + GPIO



WR Pulse Per Second output stage



changelog


V2-0:
* several small component changes, not documented here
* power supply sequence improved
* bank 501 and all connected chips changed to 1.8V for full RGMII support
* PHY SPI wired to bank 35, in addition to existing MDIO
* UART changed to FT230X
* power controller UCD90120 GPIO rewired cause pull-downs; 2nd connector added for use of TI adapter

V3-0:
* few small component changes, not documented here
* external patch-panel interrupt line to SoC
* i2c level converter ADUM1250 turned around cause i2c compliance problems
* D-sub 15 wiring change to follow CERN cabling convention
* TMP101 thermal sensors added

CITY V1-0:
* See the CHANGES.TXT document provided in the project

CITY V2-0:
* See CHANGES.TXT file and OHWR project issues.
* Re-routing some differential pairs

PCB mounting holes, screws & heatsink



I2C addresses
I2C addresses hex number are given in the 7bit format aligned to LSb (without R/W bit).
Example: I2C addr = 0x74 (1 1 0 1 0 0) -> Read access = 1 1 0 1 0 0 1 (0xE9)

WR Core I2C:

24AA64T -> 0x50

SoC I2C (I2C PMBus):

CITY_power-controller.SchDoc
UCD90120ARGC -> 0x5B

CITY_misc.SchDoc
TMP101(1) -> 0x48 (with ADD0 = 0)
TMP101(2) -> 0x49 (with ADD0 = Float)
DAC5578(1) -> 0x4C (with ADDR0 = GND, ADDR1 = float)
DAC5578(2) -> 0x4D (with ADDR0 = VCC, ADDR1 = float)
BOARD ID I/O -> 0x24 (with A0 = A1 = GND, A2 = VCC)
BOARD ID EEPROM -> 0x54 (with A0 = A1 = GND, A2 = VCC)

CITY_user_led.SchDoc
General IO control -> 0x25 (AD0 = VCC, AD1 = GND, AD2 = VCC)


DO_2channels.SchDoc (I/Os control: Finde delay, Output drivers enable)
0 -> 0x10 (AD0 = GND, AD1 = SCL, AD2 = GND)
1 -> 0x11 (AD0 = VCC, AD1 = SCL, AD2 = GND)
2 -> 0x12 (AD0 = GND, AD1 = SDA, AD2 = GND)
3 -> 0x13 (AD0 = VCC, AD1 = SDA, AD2 = GND)
4 -> 0x14 (AD0 = GND, AD1 = SCL, AD2 = VCC)
5 -> 0x15 (AD0 = VCC, AD1 = SCL, AD2 = VCC)

RF_Clocking.SchDoc
RF clock delay for outputs synchronization -> 0x16 (AD0 = GND, AD1 = SDA, AD2 = VCC)
Si571 -> 0x55 (default, fixed).




Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


Doc. Num.:	Ver.:	Sheet:	
	B	11 of 36	
Project:	CITY		
Sheet:	Misc		
File:	CITY_misc.SchDoc		
Rev.	2	03/2020	broquet
Date			
Author			
SVN:			



▲ Schematic block reused for ESRF DAnCE framework and instrument compatibility.

Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

	Doc. Num.:	Ver.:	Sheet:			
		B	12 of 36			
	Project:	CITY				
	Sheet:	User LED				
File:	CITY_user_led.SchDoc					SVN:
	2	03/2020	broquet			
	Rev.	Date	Author			




* layout guidelines and example at p. 48 of the datasheet
* all DVSS and AVSS pins need to be connected to the thermal path
* nRESET must have his components as close as possible to the pin
* PMBus/I2C address: configured for 91 (0x5B), short to ground in case JTAG needed [datasheet]

Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.





Doc. Num.:	Ver.:	Sheet:	
	B	13 of 36	
Project:	CITY		
Sheet:	Power Controller	2	03/2020 broquet
File:	CITY_power-controller.SchDoc	Rev.	Date
		Author	
		SVN:	cd3caf30cb1f52dc081901255772






1.0V VCCPINT & VCCINT (5A)

- *AGND should have a dedicated plane;
- *datasheet p. 25 has an example layout
- *PH pins must be connected to one another using a small copper island under the device;
- *100nF directly across the PVIN and PGND pins
- *Sense+ to be connected close to the load (VCCINT)
- *RSET must be between pin 26 and 23 directly
- *fsw = 250 kHz




3.3V VCCO & FMCs (7A)

- *AGND should have a dedicated plane;
- *datasheet p. 25 has an example layout
- *PH pins must be connected to one another using a small copper island under the device;
- *100nF directly across the PVIN and PGND pins
- *Sense- to be connected close to the load (VCCINT)
- *RSET must be between pin 26 and 23 directly
- *fsw = 750 kHz




DDR3 - 0V675 VTT and VREF (210mA linear)

- * VOSNS should have a dedicated trace to the output caps' positive terminal for better voltage regulation.
- * The GND and PGND pins should be connected to the thermal land underneath the die pad with multiple vias connecting to the internal system ground plane
- * VTT and VREF islands must be separated by a minimum of 150 mil if placed on the same PCB layer. A PCB suggestion can be found at [AN TN-41-13, p6].




Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.




3.3V VREG (1A)

- *fsw = 2.5 MHz
- *layout example at datasheet p.21
- *100nF directly across the AVIN and AGND pins
- * Not only used for the LDOs at this page!




1.8V VCCAUX (800mA)

- *fsw = 2.5 MHz
- *layout example at datasheet p.21
- *100nF directly across the AVIN and AGND pins




1.35V VCCDDR (1.1A)

- *fsw = 2.5 MHz
- *layout example at datasheet p.22
- *100nF directly across the AVIN and AGND pins




1.8V VCCPAUX (120mA linear)

*layout example at datasheet p.20
*the IC pad must be attached to a minimum 10x10 mm amount of copper PCB area; only 180 mW dissipation with a θ_{JA} of 120 °C/W.




1.2V all (130mA linear)

*layout example at datasheet p.20
*the IC pad must be attached to a minimum 10x10 mm amount of copper PCB area; 273 mW dissipation with a θ_{JA} of 120 °C/W.




1.0V MGTAVCC (150mA linear)

*layout example at datasheet p.20
*the IC pad must be attached to a minimum 10x10 mm amount of copper PCB area; 345 mW dissipation with a θ_{JA} of 120 °C/W.





1.8V VCCAUX_IO (130mA linear)


*layout example at datasheet p.20
*the IC pad must be attached to a minimum 10x10 mm amount of copper PCB area; 273 mW dissipation with a θ_{JA} of 120 °C/W.



Select L -> B1 (regulators' sequence)
 Select H -> B2, default (power controller sequence)




Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.




2.5V all (3A max)

*fsw = 2.5 MHz
*layout example at datasheet p.22
*100nF directly across the AVIN and AGND pins


RC delay (tau=21ms) to provide the required 40ms after VCCO_0 assertion before deasserting PS_POR_B [DS191 p.18] to 2.31V (Vcc*0.7).



Power ON LED




5V for Digital Output stages




Power supply decoupling

Capacitors should be put close to the input connector J17







FMC power & fuses




1.8V all (3A max)

*fsw = 2.5 MHz
*layout example at datasheet p.22
*100nF directly across the AVIN and AGND pins




Main PCB supplies and SCR crowbar protection




ESD HV discharge path










Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

Doc. Num.:	Ver.:	Sheet:	
	B	16 of 36	
Project:	CITY		
Sheet:	Supplies 3		
File:	CITY_power-supplies-3.SchDoc		
SVN:			
Rev.	Date	Author	
2	03/2020	broquet	





Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.





Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


	Doc. Num.:	Ver.:	Sheet:			
		B	18 of 36			
	Project:	CITY		2	03/2020	broquet
	Sheet:	Zynq SoC		Rev.	Date	Author
	File:	CITY_Soc_top.SchDoc		SVN: 7c10176fde8691a6bab03d39448		





▲ **DONE** is open-drain but has an internal 10k pull-up resistor. Kept at GND when the configuration sequence has not finished (i.e. FPGA not programmed).




FPGA done






▲ The traces from MGTAVTTRCAL_112 and MGTRREF_112 to the resistor should have the same length and geometry [UG476 p. 303].




▲ TCK and TMS trace lengths should be kept as short as possible - the clock buffer somewhere in the middle.



Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.





Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



	Doc. Num.:	Ver.:	Sheet:	
		B	20 of 36	
	Project:	CITY		
	Sheet:	2	03/2020	broquet
	File:	CITY_Soc_bank12-13.SchDoc		
	Rev.	Date	Author	SVN:

VCCO_33=1.8V

IC37C
XC7Z030-2FFG676I



IC37D
XC7Z030-2FFG676I





Unique 64-bit ID (Maxim 1-Wire)



VCCO_35=1.8V

IC37E
XC7Z030-2FFG676I




Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.




Doc. Num.:	Ver.:	Sheet:			
	B	22 of 36			
Project:					
CITY					
Sheet:			2	03/2020	broquet
Zynq SoC - Bank 35			Rev.	Date	Author
File:					
CITY Soc bank35.SchDoc			SVN:		

A yellow arrow-shaped box labeled **rgmii_vref** points to the text **RGMII_VREF**, which is underlined.

IC37G
XC7Z030-2FFG676I



▲ ALL QSPI 20k resistors should be placed near the middle of the QSPI0 traces while keeping their stubs as short as possible, in any case < 10 mm.



Boot Mode MIO strapping pins:		
MIO[2]	: '0' (PD)	: JTAG Cascade mode
MIO[3]	: '0' (PD)	: no NOR boot, not on board
MIO[4-5]	: see below (user selectable)	
MIO[6]	: '0' (PD)	: PLL enabled
MIO[7-8]	: '01'	: Bank 0/1 at 3.3V/1.8V


MIO[4] SW1A	MIO[5] SW2A	=> Boot Mode
0	0	=> JTAG cascade
0	1	=> QUAD-SPI
1	0	=> NAND (not on board)
1	1	=> SD Card

Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

[illegible]


- * PCB and package delay skew for SD_D[0] and SD_CMD relative to SD_CLK must be between 50–200 ps [UG933].
- * SI analysis for the SD_CLK line highly suggested
- * Write Protect (WP) pulldown for linux driver compatibility
- * SD_CMD pull-up not required but seen in MZ & ZC706

- * boot strap pins are sampled
- * BootROM is executed



▲ Short trace between supervisory IC and Zynq SoC required.

- * boot strap pins are not sampled
- * BootROM is executed
- * debug environment is not disturbed



SRST reset deassertion delay time: 20 ms
2.6 ms RC for pushbutton
threshold voltage = 3.07V

The image displays two circuit diagrams for SPI bus level translators, IC89 and IC88, both identified as SN74AVC4T245PW.

IC89 (Left): This translator is connected to a 3.3V supply (P3V3) and ground (GND). Its pins are configured as follows:


- Pin 2 (1DIR) is connected to P3V3.
- Pin 3 (2DIR) is connected to GND.
- Pin 15 (1OE) is connected to P3V3.
- Pin 14 (2OE) is connected to GND.
- Pin 4 (1A1) is connected to SPI MISO.
- Pin 5 (1A2) is connected to GND.
- Pin 6 (1B1) is connected to GND.
- Pin 7 (1B2) is connected to GND.
- Pin 1 (VCCA/GND) is connected to P3V3.
- Pin 16 (VCCB/GND) is connected to P1V8.
- Pin 9 (1A2) is connected to GND.
- Pin 8 (1B2) is connected to GND.

IC88 (Right): This translator is connected to a 1.8V supply (P1V8) and a 3.3V supply (P3V3). Its pins are configured as follows:


- Pin 2 (1DIR) is connected to P1V8.
- Pin 3 (2DIR) is connected to P3V3.
- Pin 15 (1OE) is connected to P1V8.
- Pin 14 (2OE) is connected to P3V3.
- Pin 4 (1A1) is connected to SPI SCLK.
- Pin 5 (1A2) is connected to SPI MOSI.
- Pin 6 (1B1) is connected to SPI SS0.
- Pin 7 (1B2) is connected to SPI SS1.
- Pin 1 (VCCA/GND) is connected to P1V8.
- Pin 16 (VCCB/GND) is connected to P3V3.
- Pin 9 (1A2) is connected to GND.
- Pin 8 (1B2) is connected to GND.




Ethernet Gigabit PHY Transceiver








Ethernet RJ45 connector




USB UART




Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

IC37M
XC7Z030-2FFG676I

Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.




Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

 ESRF The European Synchrotron	Doc. Num.:	Ver.:	Sheet:			
		B	27 of 36			
	Project: CITY					
	Sheet: User Clock			2	03/2020	broquet
	File: CITY_user_clock.SchDoc			Rev.	Date	Author
				SVN:		

REF: VCTXO 25MHz
VCO: 2GHz
Bandwidth: 10kHz
Margin: 50Deg






WR PLL STATUS



WR PLL RESET_N

PLL_SCLK
PLL_SDI
PLL_SDO
WR PLL CS

P3V3_AD9516



LVDS 100 ohm termination configured internally to FPGA (DIFF_TERM=TRUE)


NB3L553 Vih = 3V
Pull up after SY100EPT23 ensures 3V level.

Control voltage is +1.5V ±1V.
Min. pull range is ±10 ppm for ±1V.
Positive slope (Positive voltage for positive frequency shift).

Test purpose: improving RFoWR jitter.
Makes sense only if the WR network has the WRS Low Jitter Daughterboard implemented.
NOTE: AD9516 configuration need to be changed (20MHz ref. input instead of 25MHz).
Not mounted by default.

Not Mounted parts

Copyright CERN 2012.
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

	Doc. Num.:	Ver.:	Sheet:	-	-	-
	-	B	28 of 36	-	-	-
	Project:	CITY		-	-	-
	Sheet:	2	03/2020	broquet	Rev.	Date
	File:	CITY_WR_clocking.SchDoc			Author	SVN: