Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
C
Conv TTL Blocking - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
1
Issues
1
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Conv TTL Blocking - Gateware
Commits
10351064
Commit
10351064
authored
Jan 27, 2015
by
Theodor-Adrian Stana
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
doc: Updated HDL guide to version 3.01
parent
0010011c
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
13 additions
and
3 deletions
+13
-3
cern-title.tex
doc/hdlg/cern-title.tex
+1
-1
hdlg-conv-ttl-blo.tex
doc/hdlg/hdlg-conv-ttl-blo.tex
+12
-2
No files found.
doc/hdlg/cern-title.tex
View file @
10351064
...
...
@@ -11,7 +11,7 @@
\hfill
Gateware v3.0
\hfill
September 25, 2014
\hfill
January 27, 2015
\vspace*
{
3cm
}
...
...
doc/hdlg/hdlg-conv-ttl-blo.tex
View file @
10351064
...
...
@@ -84,6 +84,7 @@ work, see \\
timetag FIFO for a timetag ring buffer
\\
25-09-2014
&
3.00
&
Version 3.0 of gateware, using the new converter board common gateware~
\cite
{
conv-common-gw-ohwr
}
\newline
\textbf
{
This version changes the memory map
}
\\
27-01-2015
&
3.01
&
Added repository download commands to Section~
\ref
{
sec:intro
}
\\
\hline
\end{tabular}
}
...
...
@@ -122,6 +123,16 @@ The HDL for the CONV-TTL-BLO board uses the converter board common gateware~\cit
as a subproject and adds some external logic to it to adapt for peculiarities on the CONV-TTL-BLO.
This short HDL guide explains these peculiarities and the corresponding logic implemented.
The HDL files can be obtained by cloning the repository along with its submodules using the following commands:
\begin{footnotesize}
\begin{verbatim}
git clone git://ohwr.org/level-conversion/conv-ttl-blo/conv-ttl-blo-gw.git
cd conv-ttl-blo-gw/
git submodule update --init --recursive
\end{verbatim}
\end{footnotesize}
\subsection
{
Additional documentation
}
\begin{itemize}
...
...
@@ -141,12 +152,11 @@ A block diagram of the HDL is shown in Figure~\ref{fig:block-diagram}. This docu
will detail each of the blocks outside the converter common gateware block in the
following sections. The contents of the common gateware block are detailed in the
converter common gateware specification~
\cite
{
conv-common-gw
}
.
For a more general look at the pulse repetition logic tailored to the CONV-TTL-BLO,
refer to the CONV-TTL-BLO User Guide~
\cite
{
conv-ttl-blo-ug
}
.
\begin{figure}
[h]
\centerline
{
\includegraphics
[width=
1.1
\textwidth]
{
fig/block-diagram
}}
\centerline
{
\includegraphics
[width=
.88
\textwidth]
{
fig/block-diagram
}}
\caption
{
\label
{
fig:block-diagram
}
Block diagram of CONV-TTL-BLO gateware
}
\end{figure}
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment