Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
C
Conv TTL Blocking - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
1
Issues
1
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Conv TTL Blocking - Gateware
Commits
eac87613
Commit
eac87613
authored
Feb 26, 2015
by
Theodor-Adrian Stana
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Updates in conv-common-gw module
parent
15ad9b97
Hide whitespace changes
Inline
Side-by-side
Showing
4 changed files
with
143 additions
and
104 deletions
+143
-104
conv-common-gw
ip_cores/conv-common-gw
+1
-1
conv_ttl_blo.xise
syn/Release/conv_ttl_blo.xise
+137
-98
wrc.ram
syn/Release/wrc.ram
+4
-4
conv_ttl_blo.vhd
top/Release/conv_ttl_blo.vhd
+1
-1
No files found.
conv-common-gw
@
0f9d2c92
Subproject commit 0
19ce76f8e8f77dba334c83885034aededb92ece
Subproject commit 0
f9d2c925b8f40882b6985fbeee7f12fe104cc15
syn/Release/conv_ttl_blo.xise
View file @
eac87613
...
...
@@ -731,303 +731,342 @@
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/fabric/xwrf_mux.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"131"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/
wr_tbi_phy/dec_8b10b
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/
fabric/xwrf_reg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"132"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_tbi_phy/
en
c_8b10b.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_tbi_phy/
de
c_8b10b.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"133"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_tbi_phy/
wr_tbi_phy
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_tbi_phy/
enc_8b10b
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"134"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_tbi_phy/
disparity_gen_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_tbi_phy/
wr_tbi_phy
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"135"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/
timing/dmtd_phase_meas
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/
wr_tbi_phy/disparity_gen_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"136"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/timing/dmtd_
with_deglitcher
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/timing/dmtd_
phase_meas
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"137"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/timing/
multi_
dmtd_with_deglitcher.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/timing/dmtd_with_deglitcher.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"138"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/timing/
hpll_period_detect
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/timing/
multi_dmtd_with_deglitcher
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"139"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/timing/
pulse_gen
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/timing/
hpll_period_detect
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"140"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/timing/pulse_
stamper
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/timing/pulse_
gen
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"141"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/
wr_mini_nic/minic_packet_buff
er.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/
timing/pulse_stamp
er.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"142"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_mini_nic/minic_
wbgen2_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_mini_nic/minic_
packet_buffer
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"143"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_mini_nic/minic_wb
_slave
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_mini_nic/minic_wb
gen2_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"144"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_mini_nic/
wr_mini_nic
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_mini_nic/
minic_wb_slave
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"145"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_mini_nic/
x
wr_mini_nic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_mini_nic/wr_mini_nic.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"146"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
softpll_ng/spll_period_detect
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
mini_nic/xwr_mini_nic
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"147"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_softpll_ng/spll_
bangbang_pd
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_softpll_ng/spll_
period_detect
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"148"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_softpll_ng/spll_wbgen2_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"149"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
endpoint/endpoint_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
softpll_ng/spll_aligner
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"150"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
softpll_ng/xwr_softpll_n
g.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
endpoint/endpoint_pk
g.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"151"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_softpll_ng/wr_softpll_ng.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_softpll_ng/
x
wr_softpll_ng.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"152"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_softpll_ng/
spll_wb_slave
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_softpll_ng/
wr_softpll_ng
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"153"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
endpoint/ep_registers_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
softpll_ng/spll_wb_slave
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"154"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/e
ndpoint_private
_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/e
p_registers
_pkg.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"155"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/e
p_tx_pcs_8bit
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/e
ndpoint_private_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"156"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_
16
bit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_
8
bit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"157"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
r
x_pcs_16bit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
t
x_pcs_16bit.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"158"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
autonegotiation
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
rx_pcs_16bit
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"159"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
pcs_tbi_mdio_wb
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
autonegotiation
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"160"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
1000basex_pcs
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
pcs_tbi_mdio_wb
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"161"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
crc32_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
1000basex_pcs
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"162"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
rx_bypass_queue
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
crc32_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"163"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_rx_
path
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_rx_
bypass_queue
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"164"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_rx_
wb_master
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_rx_
path
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"165"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_rx_
oob_insert
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_rx_
wb_master
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"166"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_rx_
early_address_match
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_rx_
oob_insert
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"167"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
clock_alignment_fifo
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
rx_early_address_match
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"168"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
tx_framer
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
clock_alignment_fifo
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"169"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
packet_filter
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
tx_path
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"170"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
rx_vlan_unit
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
tx_crc_inserter
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"171"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_t
s_counte
r.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_t
x_header_processo
r.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"172"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
rx_status_reg_inser
t.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
tx_vlan_uni
t.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"173"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_t
imestamping_unit
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_t
x_packet_injection
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"174"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
leds_controll
er.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
packet_filt
er.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"175"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_r
tu_header_extrac
t.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_r
x_vlan_uni
t.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"176"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
rx_buff
er.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
ts_count
er.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"177"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
sync_detec
t.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
rx_status_reg_inser
t.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"178"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
sync_detect_16b
it.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
timestamping_un
it.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"179"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
wishbone
_controller.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_
leds
_controller.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"180"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_r
x_pcs_8bi
t.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_r
tu_header_extrac
t.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"181"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_rx_
crc_size_check
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/ep_rx_
buffer
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"182"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr
c_core/wrc_syscon_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr
_endpoint/ep_sync_detect
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"183"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/
wr_endpoin
t.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/
ep_sync_detect_16bi
t.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"184"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/
xwr_endpoint
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_endpoint/
ep_wishbone_controller
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"185"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
pps_gen/pps_gen_wb
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
endpoint/ep_rx_pcs_8bit
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"186"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
pps_gen/wr_pps_gen
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
endpoint/ep_rx_crc_size_check
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"187"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
pps_gen/xwr_pps_gen
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
endpoint/ep_tx_inject_ctrl
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"188"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr
_dacs/spec_serial_dac_arb
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr
c_core/wrc_syscon_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"189"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
dacs/spec_serial_dac
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
endpoint/wr_endpoint
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"190"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
si57x_interface/si570_if_wbgen2_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
endpoint/xwr_endpoint
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"191"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
si57x_interface/si570_if
_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
pps_gen/pps_gen
_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"192"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
si57x_interface/wr_si57x_interface
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
pps_gen/wr_pps_gen
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"193"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
si57x_interface/xwr_si57x_interface
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
pps_gen/xwr_pps_gen
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"194"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
eca/eca_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
dacs/spec_serial_dac_arb
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"195"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
eca/eca_adder
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
dacs/spec_serial_dac
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"196"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
eca/eca_channel
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
si57x_interface/si570_if_wbgen2_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"197"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
eca/eca_gpio_channel
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
si57x_interface/si570_if_wb
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"198"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
eca/eca_offset
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
si57x_interface/wr_si57x_interface
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"199"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
eca/eca
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
si57x_interface/xwr_si57x_interface
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"200"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_eca/eca_
sdp
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_eca/eca_
pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"201"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_eca/eca_
search
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_eca/eca_
adder
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"202"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_eca/eca_
flags
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_eca/eca_
channel
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"203"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_eca/eca_
queue
_channel.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_eca/eca_
gpio
_channel.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"204"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_eca/eca_
walker
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_eca/eca_
scubus_channel
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"205"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_eca/eca_
wb_channel
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_eca/eca_
offset
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"206"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_eca/eca
_wb_event
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_eca/eca.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"207"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_eca/eca_
wr_time
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_eca/eca_
sdp
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"208"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_eca/
wr_eca
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_eca/
eca_search
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"209"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
tlu/tlu_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
eca/eca_flags
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"210"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
tlu/tlu_fsm
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
eca/eca_queue_channel
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"211"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
tlu/tlu
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr_
eca/eca_walker
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"212"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr
c_core/wrcore_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr
_eca/eca_wb_channel
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"213"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr
c_core/wr_core
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr
_eca/eca_wb_event
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"214"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr
c_core/wrc_dpram
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr
_eca/eca_wr_time
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"215"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/
platform/xilinx/wr_xilinx_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/
modules/wr_eca/wr_eca
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"216"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr
c_core/wrc_periph
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr
_eca/eca_ac_wbm_auto_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"217"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr
c_core/wb_reset
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr
_eca/eca_ac_wbm_auto
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"218"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr
c_core/wrc_syscon_wb
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr
_eca/eca_ac_wbm
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"219"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr
c_core/xwr_core
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr
_tlu/tlu_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"220"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr
c_core/xwr_syscon_wb
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wr
_tlu/tlu_fsm
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"221"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/
top/conv_common_gw
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/
ip_cores/wr-cores/modules/wr_tlu/tlu
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"222"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/
platform/xilinx/wr_gtp_phy/gtp_bitslide
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/
modules/wrc_core/wrcore_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"223"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/
platform/xilinx/wr_gtp_phy/gtp_phase_align
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/
modules/wrc_core/wr_core
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"224"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/
platform/xilinx/wr_gtp_phy/gtp_phase_align_virtex6
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/
modules/wrc_core/wrc_dpram
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"225"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/platform/xilinx/wr_
gtp_phy/gtx_reset
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/platform/xilinx/wr_
xilinx_pkg
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"226"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/
platform/xilinx/wr_gtp_phy/whiterabbitgtx_wrapper_gtx
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/
modules/wrc_core/wrc_periph
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"227"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/
platform/xilinx/wr_gtp_phy/whiterabbitgtp_wrapper_tile
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/
modules/wrc_core/wb_reset
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"228"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/
platform/xilinx/wr_gtp_phy/wr_gtp_phy_spartan6
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/
modules/wrc_core/wrc_syscon_wb
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"229"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/
platform/xilinx/wr_gtp_phy/wr_gtx_phy_virtex6
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/
modules/wrc_core/xwr_core
.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"230"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/modules/wrc_core/xwr_syscon_wb.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"231"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/top/conv_common_gw.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"232"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/platform/xilinx/ext_pll_10_to_125m.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"233"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/gtp_bitslide.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"234"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/gtp_phase_align.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"235"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/gtp_phase_align_virtex6.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"236"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/gtx_reset.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"237"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/whiterabbitgtx_wrapper_gtx.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"238"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/whiterabbitgtp_wrapper_tile.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"239"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/whiterabbit_gtxe2_channel_wrapper_gt.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"240"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/wr_gtp_phy_spartan6.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"241"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/wr_gtx_phy_virtex6.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"242"
/>
</file>
<file
xil_pn:name=
"../../ip_cores/conv-common-gw/ip_cores/wr-cores/platform/xilinx/wr_gtp_phy/wr_gtx_phy_kintex7.vhd"
xil_pn:type=
"FILE_VHDL"
>
<association
xil_pn:name=
"Implementation"
xil_pn:seqID=
"243"
/>
</file>
</files>
<bindings/>
...
...
syn/Release/wrc.ram
View file @
eac87613
...
...
@@ -17860,11 +17860,11 @@ write 45c2 32000000
write 45c3 4275696C
write 45c4 74206F6E
write 45c5 20466562
write 45c6 20323
4
20
write 45c6 20323
5
20
write 45c7 32303135
write 45c8 2C203135
write 45c9 3A3
235
3A
write 45ca 3
433
0A00
write 45c9 3A3
133
3A
write 45ca 3
137
0A00
write 45cb 57522043
write 45cc 6F72653A
write 45cd 20737461
...
...
@@ -18301,7 +18301,7 @@ write 477b 2C206275
write 477c 696C7420
write 477d 6F6E2046
write 477e 65622032
write 477f 3
4
203230
write 477f 3
5
203230
write 4780 31350A00
write 4781 70707369
write 4782 2D763230
...
...
top/Release/conv_ttl_blo.vhd
View file @
eac87613
...
...
@@ -328,7 +328,7 @@ begin
g_with_man_trig
=>
true
,
g_man_trig_pwidth
=>
24
,
g_with_thermometer
=>
true
,
g_with_wr
=>
fals
e
,
g_with_wr
=>
tru
e
,
g_bicolor_led_columns
=>
c_bicolor_led_cols
,
g_bicolor_led_lines
=>
c_bicolor_led_lines
)
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment