customize
Design Rule Verification Report
Date
:
07/11/2014
Time
:
17:18:53
Elapsed Time
:
00:00:00
Filename
:
\\cern.ch\dfs\Users\t\tstana\Desktop\rtm-board-tester\rtm-board-tester.PcbDoc
Warnings
:
0
Rule Violations
:
0
Summary
Warnings
Count
Total
0
Rule Violations
Count
Net Antennae (Tolerance=0mm) (All)
0
Silk to Silk (Clearance=0.254mm) (All),(All)
0
Silkscreen Over Component Pads (Clearance=0.1mm) (All),(All)
0
Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
0
Hole To Hole Clearance (Gap=0.254mm) (All),(All)
0
Hole Size Constraint (Min=0.025mm) (Max=3mm) (All)
0
Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
0
Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
0
Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
0
Clearance Constraint (Gap=0.254mm) (All),(All)
0
Un-Routed Net Constraint ( (All) )
0
Short-Circuit Constraint (Allowed=No) (All),(All)
0
Room rtm-board-tester (Bounding Region = (200.025mm, 143.383mm, 285.369mm, 259.715mm) (InComponentClass('rtm-board-tester'))
0
Total
0