Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
C
Conv TTL Blocking - Testing
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Conv TTL Blocking - Testing
Commits
3e6eea7b
Commit
3e6eea7b
authored
Oct 26, 2017
by
Maciej Lipinski
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
[DOC] added the hwvertest test to the documentation
parent
a5f734f7
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
17 additions
and
1 deletion
+17
-1
cern-title.tex
fm/doc/hdlg/cern-title.tex
+1
-1
hdlg-pts-conv-ttl-blo.tex
fm/doc/hdlg/hdlg-pts-conv-ttl-blo.tex
+16
-0
No files found.
fm/doc/hdlg/cern-title.tex
View file @
3e6eea7b
...
@@ -9,7 +9,7 @@
...
@@ -9,7 +9,7 @@
\noindent
\rule
{
\textwidth
}{
.1cm
}
\noindent
\rule
{
\textwidth
}{
.1cm
}
\hfill
December 11, 2014
\hfill
October 26, 2017
\vspace*
{
3cm
}
\vspace*
{
3cm
}
...
...
fm/doc/hdlg/hdlg-pts-conv-ttl-blo.tex
View file @
3e6eea7b
...
@@ -73,6 +73,7 @@ work, see \\
...
@@ -73,6 +73,7 @@ work, see \\
11-12-2014
&
1.0
&
Updated document according to converter board documentation template, added licensing
11-12-2014
&
1.0
&
Updated document according to converter board documentation template, added licensing
information, updated information according to changes in HDL, added memory map
information, updated information according to changes in HDL, added memory map
as appendix, removed redundant information
\\
as appendix, removed redundant information
\\
26-10-2017
&
1.1
&
Added Test hwvertest and updated wishbone regsiter maps
\\
\hline
\hline
\end{tabular}
\end{tabular}
}
}
...
@@ -183,6 +184,21 @@ for the gateware in Appendix~\ref{app:memmap}.
...
@@ -183,6 +184,21 @@ for the gateware in Appendix~\ref{app:memmap}.
\section
{
Test logic
}
\section
{
Test logic
}
\label
{
sec:test-logic
}
\label
{
sec:test-logic
}
%--------------------------------------------------------------------------------------
% SUBSEC: Test 01
%--------------------------------------------------------------------------------------
\subsection
{
Test hwvertest -- PCB version test
}
The PTS software verifies whether the version of the PCB is the one expected to
be tested with this PTS. Each PTS is prepared for a particular version of PCB
and it cannot be used to test other version of hardware.
The test reads the PCB version provided in an HWVERS register (see Annex~
\ref
{
app:pts-regs-csr
}
).
If the provided version is different than the expected version, no further tests is
run and PTS is stopped.
\textbf
{
This test is a prerequisite to run all the other tests.
}
%--------------------------------------------------------------------------------------
%--------------------------------------------------------------------------------------
% SUBSEC: Test 01
% SUBSEC: Test 01
%--------------------------------------------------------------------------------------
%--------------------------------------------------------------------------------------
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment