

A

B

C

D

E









A












B

C



D


E








PI filters for decoupling noise in the band of 50 MHz to 150 MHz in 3V3 and 5V rails.
BLM41PG181SN1L is a ferrite with low DCR (max 10mOhm) targeted for high current (power rails).






















Control voltage is $+1.5\text{V} \pm 1\text{V}$.
Min. pull range is $\pm 10\text{ ppm}$ for $\pm 1\text{V}$.
Positive slope (Positive voltage for positive frequency shift).



CDCM61004 configuration:
 LVDS outputs
 PRESC DIV = 4
 FB DIV = 20
 OUT DIV = 4
 All config inputs have internal pull-ups.
 Input = 25 MHz
 Output=125 MHz









Utility Bus Signal: see page 199
ANSI/VITA 1-1994




Output configurations in page 230
SYSRESET_N
Open collector








As each block of BLO+ [X]_n, where X={L, C, R} will be triggered at the same time, cross talk should not be so critical. However, it would be better group the signals as it is shown and leave group between sets of signals triggered by different sources.


As input signals come from far away, the spectrum of this signal will have less high frequency components that the spectrum of the generated Standard Blocking in conv-ttl-blo. Signals with more spectral power in higher frequencies should be routed more carefully, so it is better to leave the easiest paths to them. In this case, outer pins should be available for output signals and inner pins to input ones.

As can be seen in ANSI/VITA 1-1994 page 247, the row b is used in VME64. Hence, none of its pins can be used. Rows z,a,c,d have available pins as documented in the VME64 and VME64x specifications.







Project/Equipment		Standard Blocking Pulse Repeater	
Document		Designer	Carlos Gil Soriano
		Drawn by	Carlos Gil Soriano
		Check by	EVB, MC, TW
		Last Mod.	-
		File	InputBlockingUnit.SchDoc
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		Print Date	19/10/2012 16:17:41
EDA-02446-V2-0		Sheet	10 of 14
			A3 1

