



U_FrontPanelLeds
FrontPanelLeds SchDoc




U_JTAG&Button
JTAG&Button SchDoc




U_FrontTTL
FrontTTL SchDoc




U_Clocks&Monitor
Clocks&Monitor SchDoc



U_Communication
Communication SchDoc



U_FPGAbank
FPGAbank SchDoc



FPGA


BANKS 0 & 1

3V3

BANKS 2 & 3


3V3

U_VME64sConn
VME64sConn SchDoc




VME64X

U_BlockingOutput
BlockingOutput SchDoc



U_InputBlocking
InputBlocking SchDoc








U_PowerSupplyBlocking
PowerSupplyBlocking SchDoc







U_FPGAps
FPGAps SchDoc






Project/Equipment		Standard Blocking Pulse Repeater	
Document		Designer	Carlos Gil Soriano
		Drawn by	Carlos Gil Soriano
		Check by	EVBS, MC, TW
		Last Mod.	22/10/2012
		File	FPGAs SchDoc
		Print Date	22/10/2012 11:39:55
European Organization for Nuclear Research CH-1211 Geneva 23, Switzerland		Sheet	2 of 14
		EDA-02446-V2-0	A3 1










▲ CDCM61004 configuration:
LVDS outputs
PRESC DIV = 4
FB DIV = 20
OUT DIV = 4
All config inputs have internal pull-ups.

Input = 25 MHz
Output=125 MHz






As close as possible to GTP
DUAL pins --bank 0 of FPGA.










SFP+ reference says
cage GND must be
isolated from the
transceiver ground.


The LVDS receiver can be used to
feed a clock to a "custom white rabbit copper SFP".

The trace length from the resistor pins to the FPGA pins MGTREF
and MGTVTTRCAL must be equal in length and geometry







Utility Bus Signal: see page 199
ANSI/VITA 1-1994
Output configurations in page 230
SYSRESET_N
Open collector






As each block of BLO+ [X]_n, where X={L, C, R} will be triggered at the same time, cross talk should not be so critical. However, it would be better group the signals as it is shown and leave group between sets of signals triggered by different sources.


As input signals come from far away, the spectrum of this signal will have less high frequency components than the spectrum of the generated Standard Blocking in conv-ttl-blo. Signals with more spectral power in higher frequencies should be routed more carefully, so it is better to leave the easiest paths to them. In this case, outer pins should be available for output signals and inner pins to input ones.












As can be seen in ANSI/VITA 1-1994 page 247, the row b is used in VME64. Hence, none of its pins can be used. Rows z,a,c,d have available pins as documented in the VME64 and VME64x specifications.


















Project/Equipment		Standard Blocking Pulse Repeater	
Document		Designer	Carlos Gil Soriano
 Conv-TTL-Blo INPUT UNIT		Drawn by	Carlos Gil Soriano
		Check by	EVB, MC, TW
		Last Mod.	-
		File	InputBlockingUnit.SchDoc
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		Print Date	22/10/2012 11:39:56
EDA-02446-V2-0		Sheet	10 of 14
		Ver	1









The array of LEDs should be positioned in the front panel as follows:

- ARRAY 1 TOP
- ARRAY 2 MIDDLE
- ARRAY 3 BOTTOM

ESD discharge strips (top and bottom of the card)

