

A

B

C

D

E



A

B

C

D

E







FPGA

BANKS 0 & 1



3V3

BANKS 2 & 3

3V3
















Project/Equipment		Standard Blocking Pulse Repeater	
Document		<div>Designer Carlos Gil Soriano</div> <div>Drawn by Carlos Gil Soriano</div> <div>Check by</div> <div>Last Mod -</div> <div>File ConvTtlBlo_TOP.SchDoc</div> <div>Print Date 05/10/2012 18:02:10</div> <div>Sheet 1 of 14</div>	
BE-CO			
CERN			
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland			
EDA-02446-V2-0			
		A3 0	








Voltagues are:




*** FPGA	
VCC0_0	3V3
VCC0_1	3V3
VCC0_2	3V3
VCC0_3	3V3
VCCaux	3V3
VCCint	1V2
*** PROM	
VCCaux	3V3













Thermometer will be used to have a FPGA unique ID




PROGRAM_B must be asserted low for more than 500ns




IC14I
XC6SLX45T-3FGG484C
NC
P15
NC
T16
NC




Add external pullup resistors to pins TDI and TMS as recommended in Xilinx's answer response 11433. However as the JTAG TAP controller fsm is in reset always that TMS experiences two consecutive ones, we can leave it pulled up. UG380 pg56: the four JTAG pins are internally pulled up. Hence, there's no need of external ones.




TTL/INV_TTL_N
This is used to determine the level of the input trigger connector



PROM MEMORY
W_N is 1 to allow writes in the memory










As each block of $BLO+ \{X\}_n$, where $X=\{L, C, R\}$ will be triggered at the same time, cross talk should not be so critical. However, it would be better group the signals as it is shown and leave ground between sets of signals triggered by different sources.

As input signals come from far away, the spectrum of this signal will have less high frequency components than the spectrum of the generated Standard Blocking in conv-ttl-blo. Signals with more spectral power in higher frequencies should be routed more carefully, so it is better to leave the easiest paths to them. In this case, outer pins should be available for output signals and inner pins to input ones.

As can be seen in ANSI/VITA 1-1994 page 247, the row b is used in VME64. Hence, none of its pins can be used.
Rows z,a,c,d have available pins as documented in the VME64 and VME64x specifications.

















Input waveforms:
nominal 24V Std.Blocking
minimum 4V Std.Blocking


high pass knee frequency: 170 KHz


Minimum isolation voltage: 3750 V






Antigitch measures:
if ANTIGLITCH_OE_N is high the output is high impedance. Then, the pull-down resistors do the rest.






Project/Equipment		Standard Blocking Pulse Repeater			
<div>Document</div> <div>BE-CO</div> <div></div>	<div>Conv-TTL-Block</div> <div>OUTPUT UNIT</div>		Designer	Carlos Gil Soriano	
			Drawn by	Carlos Gil Soriano	03/10/2012
			Check by		
			Last Mod.	-	03/10/2012
			File	BlockingUnit.SchDoc	
Print Date		03/10/2012	18:02:15	Sheet	12 of 14
European Organization for Nuclear Research CH-1211 Geneva 23, Switzerland		EDA-02446-V2-0			
		A3 0			





ESD discharge strips (top and bottom of the card)



Project/Equipment	Standard Blocking Pulse Repeater		
Document	BE-CO Conv-TTL-Blo FRONT PANEL		
Designer	Carlos Gil Soriano	03/10/2012	
Drawn by	Carlos Gil Soriano	03/10/2012	
Check by			
Last Mod.	-	03/10/2012	
File	FrontPanel.edi.SchDoc		
Print Date	03/10/2012 18:02:17	Sheet	14 of 14
EDA-02446-V2-0			A3 0