

# VME64x I<sup>2</sup>C to Wishbone bridge

Theodor-Adrian Stana  
CERN, BE-CO-HT

June 4, 2013



## Contents

<b>1</b>	<b>Introduction</b>	<b>3</b>
<b>2</b>	<b>ELMA I<sup>2</sup>C Protocol</b>	<b>3</b>
<b>3</b>	<b>Implementation</b>	<b>3</b>

## 1 Introduction

This document describes the *vme64x.i2c* module, an I<sup>2</sup>C to Wishbone bridge for the VME64x crates. The module implements an I<sup>2</sup>C slave and translates the protocol defined by ELMA in [1] into Wishbone accesses to a Wishbone slave device of choice.

## 2 ELMA I<sup>2</sup>C Protocol

WRITE THIS THING

## 3 Implementation

In order to perform low-level I<sup>2</sup>C transfers, the *i2c\_slave* module is instantiated and used within the *vme64x.i2c* module. The outputs of the *i2c\_slave* module REFERENCE? are used as controls for an eight-state finite state machine (FSM), shown in Table 1. When the *i2c\_slave* module finishes a transfer (signaled by a *done\_p\_o* pulse), the status is checked and if it is as expected (e.g., a *address good* in the *ST\_IDLE* state), the FSM advances to the next state.

It should be noted that where the SysMon appears in the state names, it indicates what the SysMon action is. That is, if the state of the FSM is *ST\_SYSMON\_WR*, this means the SysMon is writing and the CONV-TTL-BLO is reading.

To better understand how the FSM operates, BYTE ORDER FIGURES can be consulted, where each I<sup>2</sup>C transfer is correlated to the current state of the FSM. When reading from the SysMon, the *vme64x.i2c* module will wait in the *ST\_IDLE* state while the I<sup>2</sup>C address is sent, then go to the *ST\_WB\_ADR* state to shift in the address. A Wishbone transfer is simulated and if the address exists (a Wishbone *ack* is received), the first byte is shifted in while in the *ST\_OP* state, followed by the next three bytes while in the *ST\_SYSMON\_WR* state. After that, the register is written to in the *ST\_SYSMON\_WR\_WB* state.

When writing to the SysMon, the first few steps are the same as for reading from it. The address is shifted in and checked in the Wishbone transfer simulation state. In the case of a SysMon reading from a board, however, the I<sup>2</sup>C transfer is restarted and the order is reversed (SysMon starts reading). Thus, while in *ST\_OP*, the FSM detects a different value of *op\_o* and goes into the *ST\_SYSMON\_RD\_WB* state. Here, an actual Wishbone read transfer is executed, the value of the register is read and sent via I<sup>2</sup>C in the *ST\_SYSMON\_RD* state.

Table 1: *vme64x-i2c* state machine

State	Description
ST_IDLE	Wait for the <i>i2c_slave</i> module to receive the I <sup>2</sup> C address and go to <i>ST_WB_ADR</i> . The starting value at the <i>op_o</i> output of the <i>i2c_slave</i> module is stored for checking in <i>ST_OP</i>
ST_WB_ADR	Shift in the two address bytes sent via I <sup>2</sup> C and go to <i>ST_SIM_WB_TRANSF</i>
ST_SIM_WB_TRANSF	Start a Wishbone read transfer from address received in previous state and go to <i>ST_OP</i> if Wishbone address exists (Wishbone <i>ack</i> received, or <i>ST_IDLE</i> otherwise (Wishbone <i>err</i> received)
ST_OP	Check the <i>op_o</i> output of the <i>i2c_slave</i> module. If different from the value at the start, go to <i>ST_SYSMON_RD_WB</i> state (SysMon is reading from CONV-TTL-BLO), otherwise continue shifting in bytes (SysMon writing to CONV-TTL-BLO)
ST_SYSMON_WR	Continue reading up to four bytes sent by the SysMon and go to <i>ST_SYSMON_WR_WB</i>
ST_SYSMON_WR_WB	Perform a Wishbone write transfer to the register with the address obtained in <i>ST_WB_ADR</i>
ST_SYSMON_RD_WB	Perform a Wishbone read transfer from the address obtained in <i>ST_WB_ADR</i> and go to <i>ST_SYSMON_RD</i>
ST_SYSMON_RD	Shift out the four bytes of the Wishbone register when the <i>i2c_slave</i> module successfully finishes a write

## References

- [1] ELMA, “Access to board data using SNMP and I2C.” <http://www.ohwr.org/documents/227>.