


U_FrontPanelLeds
FrontPanelLeds SchDoc




U_JTAG&Button
JTAG&Button SchDoc




U_FrontTTL
FrontTTL SchDoc




U_Clocks&Monitor
Clocks&Monitor SchDoc



U_Communication
Communication SchDoc



U_FPGAbank
FPGAbank SchDoc



FPGA


BANKS 0 & 1

3V3

BANKS 2 & 3


3V3

U_VME64xConn
VME64xConn SchDoc




VME64X

U_BlockingOutput
BlockingOutput SchDoc




U_InputBlocking
InputBlocking SchDoc














U_PowerSupplyBlocking
PowerSupplyBlocking SchDoc



U_FPGAps
FPGAps SchDoc







▲ Voltages are:


*** FPGA	
VCCO_0	3V3
VCCO_1	3V3
VCCO_2	3V3
VCCO_3	3V3
VCCaux	3V3
VCCint	1V2

*** PROM	
VCCCore	2V2

PI filters for decoupling noise in the band of 50 MHz to 150 MHz in 3V3 and 5V rails.





BLM41PG181SN1L is a ferrite with low DCR (max 10mOhm) targeted for high current (power rails).







▲ To allow high SerDes ratios, leave all the trigger inputs and outputs in _P pins.

See Xilinx's document UG381, chapter 3 for further information.





The trace length from the resistor pins to the FPGA pins MGTRREF and MGTVTTRCAL must be equal in length and geometry




▲ SFP+ module.





Please refer to "SFF-8431 Specifications for Enhanced Small Form Factor Pluggable Module SFP+" to full understanding of the capabilities.

RS1 must provide short/circuit protection (SFF-8431, page 8)


The LVDS receiver can be used to feed a clock to a "custom white rabbit copper SFP".

Project/Equipment		Standard Blocking Pulse Repeater	
Document		Designer Carlos Gil Soriano Drawn by Carlos Gil Soriano Check by EVB, MC, TW Last Mod. - File Communication SchDoc Print Date 18/10/2012 14:30:08	
BE-CO 		05/10/2012 18/10/2012	
European Organization for Nuclear Research CH-1211 Geneva, 23		Sheet 6 of 14 A3 1	
		EDA-02446-V2-0	


Thermometer will be used to have a FPGA unique ID





TTL/INV_TTL_N
This is used to determine the level of the input trigger connector



FPGA HEADER OUT[6..1] N FPGA HEADER OUT[6..1] N





FPGA HEADER IN[6..1] N FPGA HEADER IN[6..1] N



Utility Bus Signal: see page 199
ANSI/VITA 1-1994




Output configurations in page 230
SYSRESET_N
Open collector








As each block of BLO+ [X]_n, where X={L, C, R} will be triggered at the same time, cross talk should not be so critical. However, it would be better group the signals as it is shown and leave group between sets of signals triggered by different sources.












As input signals come from far away, the spectrum of this signal will have less high frequency components than the spectrum of the generated Standard Blocking in conv-ttl-blo. Signals with more spectral power in higher frequencies should be routed more carefully, so it is better to leave the easiest paths to them. In this case, outer pins should be available for output signals and inner pins to input ones.


As can be seen in ANSI/VITA 1-1994 page 247, the row b is used in VME64. Hence, none of its pins can be used. Rows z,a,c,d have available pins as documented in the VME64 and VME64x specifications.

















ESD discharge strips (top and bottom of the card)

The array of LEDs should be positioned in the front panel as follows:

- ARRAY 1 TOP
- ARRAY 2 MIDDLE
- ARRAY 3 BOTTOM