






This column is the reference for
CONV-TTL-BLO modifications

VME64x mandatory pins are
now "locked"

The pinout takes into account several facts:
1.- Return current in fast signals are more directive.
2.- Blocking output is considered preferential in terms of ease of layout.
3.- Blocking input has less high spectral components than Blocking output.
4.- The leds signals are faster than the rest, so are the most directives.
5.- For improving coupled noise in the Blocking output, led trigger should be placed after the pulse has been already outputted.

Silkscreen on top
"Licensed under CERN OHL v.1.1
<http://ohwr.org/CERNOHL>"
More silkscreen on top:
<http://www.ohwr.org/projects/conv-ttl-blo/>"

No CERN logo on silkscreen



Rear Transition Module
Motherboard v1
RTMM0 GND
RTMM1 Open
RTMM2 Open

