











Project/Equipment		Standard Blocking Pulse Repeater		Designer		Carlos Gil Soriano			
Document		<div><div>BE-CO</div><div></div></div> <div><div>Conv-TTL-Blo</div><div>FPGA PS</div></div>		Drawn by		Carlos Gil Soriano		10/10/2011	
Check by				B. Civel		08/12/2011			
Last Mod.				-		22/02/2012			
File				FPGAps_SchDoc					
Print Date				22/02/2012		13:27:01			
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		EDA-02446-V1-0		Sheet		2 of 36		Size A3	
								Rev -	









CDCM61004 configuration:
LVDS outputs
PRESC DIV = 4
FB DIV = 20
OUT DIV = 4
All config inputs have internal pull-ups.
Input = 25 MHz
Output=125 MHz

Thermometer will be used to have a FPGA unique ID




RFU switch




TTL/INV_TTL_N
This is used to determine the level of the input trigger connector




PROM MEMORY
W_N is 1 to allow writes in the memory




PROGRAM_B must be asserted low for more than 500ns




Added external pullup resistors to pins TDI and TMS as recommended in Xilinx's answer response 11433. However as the JTAG TAP controller fsm is in reset always that TMS experiences two consecutive ones, we can leave it pulled up. UG380 pg56: the four JTAG pins are internally pulled up. Hence, there's no need of external ones.



FPGA HEADER OUT[6..1] FPGA HEADER OUT[6..1]




FPGA HEADER IN[6..1] FPGA HEADER IN[6..1]



Utility Bus Signal: see page 199
ANSI/VITA 1-1994




Output configurations in page 230
ACFAIL_N Open collector
SYSFAIL_N Open collector
SYSRESET_N Open collector
SYSCLK Totem-pole





As each block of BLO+_{X}_n, where X={L, C, R} will be triggered at the same time, cross talk should not be so critical. However, it would be better group the signals as it is shown and leave ground between sets of signals triggered by different sources.

As input signals come from far away, the spectrum of this signal will have less high frequency components than the spectrum of the generated Standard Blocking in conv-ttl-blo. Signals with more spectral power in higher frequencies should be routed more carefully, so it is better to leave the easiest paths to them. In this case, outer pins should be available for output signals and inner pins to input ones.

As can be seen in ANSI/VITA 1-1994 page 247, the row b is used in VME64. Hence, none of its pins can be used. Rows z,a,c,d have available pins as documented in the VME64 and VME64x specifications.








Input waveforms:
nominal 24V Std.Blocking
minimum 4V Std.Blocking


high pass knee frequency: 170 KHz


Minimum isolation voltage: 3750 V































Antiglitch measures:
if ANTIGLITCH_OE_N is high the output is high impedance. Then, the pull-down resistors do the rest.








Project/Equipment		Standard Blocking Pulse Repeater		Designer		Carlos Gil Soriano			
Document		<div style="text-align: center;">  <h1 style="margin: 0;">Conv-TTL-Blo OUTPUT UNIT</h1> </div>		Drawn by		Carlos Gil Soriano		10/10/2011	
<div style="text-align: center;">  </div>				Check by		B. Civel		08/12/2011	
				Last Mod.		-		22/02/2012	
				File		BlockingUnitSchDoc			
				Print Date		22/02/2012 13:27:06			
		European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		EDA-02446-V1-0		Sheet 12 of 36		Size A3 Rev -	






























































Dialight model
Green 551-1307F 2.5V@ 4.7mA
Red 551-1107F 1.9V@ 6mA



ESD discharge strips (top and bottom of the card)



- FTG1
- FTG2
- FTG3
- FTG4
- FTG5
- FTG6