


# SPI master multifield HDL core

Carlos Gil Soriano  
BE-CO-HT  
*carlos.gil.soriano@cern.ch*

October 25, 2012



## Abstract

A configurable SPI master multifield HDL core is depicted. Features:

- Wishbone interface.
- Support to the four operation modes.
- Three independent write fields with selectable length.
- One independent read field with selectable length.
- Protection against bad configurations.

The core is specially targeted for writing blocks of EEPROM memories which typically require three fields. In the case you are using a m25p32 memory, please refer to *m25p32 core*

Revision history		
HDL version	Module	Date
0.1	SPI master multifield	July 20, 2012
0.9	SPI master multifield	Sept. 20, 2012

Copyright CERN 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1.

You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.

Please see the CERN OHL variable.1.1 for applicable conditions.

## Contents

<b>1</b>	<b>Structure</b>	<b>1</b>
1.1	Dependencies . . . . .	1
1.2	Operation and invalid configurations . . . . .	1
1.2.1	Invalid configurations . . . . .	2
<b>2</b>	<b>Registers</b>	<b>3</b>
2.1	SPI0 . . . . .	3
2.2	SPI1 . . . . .	3
2.3	SPI2 . . . . .	3
2.4	SPI3 . . . . .	4
<b>3</b>	<b>Internal memory mapping</b>	<b>5</b>
<b>4</b>	<b>How to use it</b>	<b>6</b>
4.1	Perform an operation over SPI . . . . .	6
4.1.1	SPI0 register . . . . .	6
4.1.2	SPI1 register . . . . .	6
4.2	SPI2 register . . . . .	7
4.3	SPI3 register . . . . .	7
<b>A</b>	<b>IP core insights</b>	<b>8</b>
A.1	Design structure . . . . .	8
A.1.1	clk_fsm . . . . .	8
A.1.2	spi_clk_fsm . . . . .	8

## List of Tables

1	SPI0 register . . . . .	3
2	SPI1 register . . . . .	4
3	SPI2 register . . . . .	4
4	SPI3 register . . . . .	5
5	Memory mapping . . . . .	5

## List of Figures

1	clk_fsm . . . . .	8
2	spi_clk_fsm . . . . .	9

# 1 Structure

The SPI module contains several blocks related the following way:

- spi\_master\_pkg.vhd
- spi\_master\_top.vhd
- spi\_master\_regs.vhd
- spi\_master\_slave\_core.vhd
- FIFO\_dispatcher.vhd
- gc\_counter.vhd
- gc\_clk\_divider.vhd

The top module combines two components: *spi\_master\_core* and *spi\_master\_regs*. The first one can be used independently from their top module, saving some interconnection lines and allowing a direct way of using the module. If access to the control registers *SPI[X]* through classic Wishbone interface is desired, then the top module must be used.

Due to the target use of this SPI core (block transfers for memory interfaces) all the three input fields are offered in both the top and the core modules.

Internally, the data in every of the three set of fields is registered by the control registers, either by directly writing into the *SPI[X]* register (in the case of *spi\_master\_core*) or through wishbone (*spi\_master\_top*).

## 1.1 Dependencies

Three components used in this core belong to general use in CTDAH board. Due to that they are packed inside **ctdah\_lib**. The required components to be imported are:

- FIFO\_dispatcher.vhd
- gc\_counter.vhd
- gc\_clk\_divider.vhd

## 1.2 Operation and invalid configurations

The core analyses both SPI0 and SPI1 and if a valid operation is detected, it executes it.

Valid operations must have, at least, an instruction field with instruction length different from zero.

### **1.2.1 Invalid configurations**

To guarantee the reliability of the core, the following invalid configurations are specified:

- A field (address write, data write or read) configured to be executed with field length equaling zero. That field will be skipped.
- A field with length bigger than the default length values of SPI1, will be cropped to the default length value.
- If an SPI operation is running, updates of SPI0 and SPI1 will not be attended.

## 2 Registers

### 2.1 SPI0

The SPI0 is a write-read register.

Responsible of mode of SPI operation and the length of all configurable fields (either write or read fields).

Bits	Field	Meaning	Default
0	<b>CPOL</b>	Clock POLarity when idle	"00000"
1	<b>CPHA</b>	Clock PHase	"00000"
4-2	<b>BREAD</b>	Reserved	<b>c_READ_LENGTH</b>
13-5	<b>BDATA</b>	Bytes of DATA to be sent	<b>c_INST_LENGTH</b>
22-14	<b>BADDR</b>	Bytes of ADDRess to be sent	<b>c_ADDR_LENGTH</b>
31-23	<b>BINST</b>	Bytes of INSTRuction to be sent	<b>c_DATA_LENGTH</b>

Table 1: SPI0 register

Values of `c_READ_LENGTH`, `c_INST_LENGTH`, `c_ADDR_LENGTH` and `c_DATA_LENGTH` can be found/set in *spi-master-pkg.vhd*.

### 2.2 SPI1

The SPI1 is a write-read register.

Responsible of the set-up of the kind of SPI operation to be performed and the prescaling for configuring the clock of the SPI interface. Contents of internal FIFOs can be pushed to be sent, or not, to allow bigger flexibility to the user (and save power in the case in which we are sending the same contents over the SPI).

### 2.3 SPI2

The SPI2 register is a read-only register.

It tells when a transaction has finished and what has been sent. Due to configuration checking inside the SPI core, some fields would have been not send.

Bits	Field	Meaning	Default
0	<b>PUSH_DATA</b>	PUSH DATA bytes into internal SPI core memory	'0'
1	<b>PUSH_ADDR</b>	PUSH ADDRESS bytes into internal SPI core memory	'0'
2	<b>PUSH_INST</b>	PUSH INSTRUCTION bytes into internal SPI core memory	'0'
5-3	x	Reserved	"000"
6	<b>READ_MISO</b>	READ bytes from MISO line	'0'
7	<b>SEND_DATA</b>	DATA bytes will be sent in a write operation	'0'
8	<b>SEND_ADDR</b>	ADDR bytes will be sent in a write operation	'0'
9	<b>SEND_INST</b>	INST bytes will be sent in a write operation	'0'
10	<b>SEND_OP</b>	perform a SEND OPERATION	'0'
11	y	Reserved	"00"
15-12	<b>CLK_DIV</b>	CLOCK DIVIDER	X"0"
31-16	z	Reserved	X"0000"

Table 2: SPI1 register

Bits	Field	Meaning	Default
0	<b>MISO_DUP</b>	MOSI Data UPDATE	'0'
1	<b>READ_DONE</b>	READ process DONE	'0'
2	<b>SENT_DATA</b>	DATA was SENT	'0'
3	<b>SENT_ADDR</b>	ADDRESS was SENT	'0'
4	<b>SENT_INST</b>	INSTRUCTION was SENT	'0'
5	<b>SENT_OP</b>	OPERATION was SENT	'0'
11-6	x	Reserved	X"00"
15-12	<b>CLK_DIV</b>	CLOCK DIVISION	X"0"

Table 3: SPI2 register

## 2.4 SPI3

The SPI3 register is a read-only register.

It holds the data received by the MISO pin. Valid data can be read as soon as *rd\_SPI3\_o* output in *spi\_master\_core.vhd* goes high.



Bits	Field	Meaning	Default
31-0	<b>MOSI_DATA</b>	Latest 32 bits received	<b>X"00"</b>

Table 4: SPI3 register

### 3 Internal memory mapping

The internal registers map over the wishbone interface is as follows:

Address	Register	Access
<b>0x0</b>	<i>SPI0</i>	Write-read
<b>0x1</b>	<i>SPI1</i>	Write-read
<b>0x2</b>	<i>SPI2</i>	Read-only
<b>0x3</b>	<i>SPI3</i>	Read-only

Table 5: Memory mapping

## 4 How to use it

### 4.1 Perform an operation over SPI

It consists on writing the SPI0 register first, and then the SPI1 register.  
**Order must be preserved.**

Status of the operation can be followed via SPI2 register. SPI3 register offers the data read from the MISO line.

#### 4.1.1 SPI0 register

It should be specified:

- Mode of operation (via *CPOL* and *CPHA*).
- Number of bytes to write (instruction *BINST*, address *BADDR* and data *BDATA*) into MOSI line.
- Number of bytes to read (*BREAD*) from the MISO line.

Those values must be written into the SPI0 register and, then, the same for SPI1 register.

#### 4.1.2 SPI1 register

The following fields must be set up:

- Which contents of the internal FIFOs (instruction, address and data) should be loaded into the SPI core to be sent over MOSI line: *PUSH\_INST*, *PUSH\_ADDR* and *PUSH\_DATA*. If not pushed, last pushed value will be written.
- Clock divider, *CLK\_DIV*, to be generated the SPI clock frequency from the system clock frequency.
- Which fields should be written: *SEND\_INST*, *SEND\_ADDR* *SEND\_DATA*.
- Select if a read operation will be carried out: *READ\_MOSI*.
- Determine that an operation should be consider by the core: *SEND\_OP*

Note that invalid operations will be detected by the core (either they will be rejected or modified to comply with the HW constraints).

## 4.2 SPI2 register

When a SPI operation has finished, a one clock signal (SENT\_OP bit) is flagged for one system clock. During this one clock signal, all the fields that have run in the operation can be checked in *SPI2*.

For optimum performance, polling of SENT\_OP should be carried out.

## 4.3 SPI3 register

SPI3 has the contents of the MISO read values.

It can be read in any moment but operation-consistent information can be obtained when the SPI operation has finished.

## A IP core insights

### A.1 Design structure

The core is governt by a simple finite state machine, *clk\_fsm*, and a expansion of one of it states, *spi\_clk\_fsm*.

#### A.1.1 *clk\_fsm*

The main functionality of *clk\_fsm* is:

- To place all the signals of the core to a known default state by means of a reset state (*R0\_RESET*, in red).
- To provide the VHDL predifine set-up and hold times of the chip select line. This functionality is specially important in the case of the hold time to let some memories to be programmed correctly when continuos writes are performed into them (*S1\_SETUP* and *S3\_HOLD*, both in grey).
- To access to SPI slaves (*S2\_SPLACTIVITY*, in golded-yellow).




Figure 1: *clk\_fsm*

#### A.1.2 *spi\_clk\_fsm*

Namely the expansion of *clk\_fsm*'s state *S2\_SPLACTIVITY*, it is responsible of controlling the writes (including memory prefetching) and reads of the MOSI and MISO lines, respectively.

When `clk_fsm` goes into *R0\_RESET* state, `spi_clk_fsm` resets to *S0\_IDLE* and it is ready to act over the SPI interface. When a valid instruction is present and `clk_fsm`'s *S1\_SETUP* has change to *S2\_SPI\_ACTIVITY*, the refresh of internal FIFO memories is carried out (according to valid fields to be sent and `PUSH_[x]` values in SPI1 register). Then, in the case of write fields the byte to be sent is pulled from the FIFO (in blue) and subsequently sent. In the case of reads, SPI data is read and a one-clock byte reception is issued (in blue). After that two states for clearing up all the values are run.




Figure 2: `spi_clk_fsm`