

# CONV-TTL-BLO HDL Guide

---

July 3, 2013



Theodor-Adrian Stana (CERN/BE-CO-HT)

---

## Revision history

Date	Version	Change
04-07-2013	0.1	First draft

## Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
<b>2</b>	<b>FPGA Clocks</b>	<b>1</b>
<b>3</b>	<b>Reset generator</b>	<b>2</b>
<b>4</b>	<b>RTM detection</b>	<b>3</b>
<b>5</b>	<b>Bicolor LED controller</b>	<b>4</b>
<b>6</b>	<b>Pulse generators</b>	<b>5</b>
6.1	Implementation . . . . .	6
6.2	Board-level view . . . . .	7
<b>7</b>	<b>Memory-mapped peripherals</b>	<b>8</b>
7.1	I <sup>2</sup> C to Wishbone bridge . . . . .	8
7.2	Control and status registers . . . . .	8
<b>8</b>	<b>Folder Structure</b>	<b>9</b>
<b>9</b>	<b>Getting Around the Code</b>	<b>10</b>
	<b>Appendices</b>	<b>12</b>
<b>A</b>	<b>Memory map</b>	<b>12</b>
<b>B</b>	<b>Control and status registers</b>	<b>12</b>
B.1	Board ID register . . . . .	12
B.2	Status register . . . . .	12

## List of Figures

1	Block diagram of FPGA firmware . . . . .	1
2	FPGA clock inputs . . . . .	2
3	<i>rtm_detector</i> block in CONV-TTL-BLO firmware . . . . .	3
4	3x2 bicolor LED matrix control . . . . .	4
5	Pulse generator block . . . . .	6
6	Board-level view of pulse replication mechanism . . . . .	7
7	No signal detect block . . . . .	7
8	Declarative part of VHDL architecture . . . . .	10
9	Body of VHDL architecture . . . . .	11

## List of Tables

1	Clock domains . . . . .	2
2	LED state input . . . . .	5
3	Connecting the LED state vector to the 2x3 matrix . . . . .	5
4	CONV-TTL-BLO memory map . . . . .	12

## List of Abbreviations

DAC	Digital-to-Analog Converter
FPGA	Field-Programmable Gate Array
FSM	Finite-State Machine
IC	Integrated Circuit
I <sup>2</sup> C	Inter-Integrated Circuit (bus)
PLL	Phase-Locked Loop
SPI	Serial Peripheral Interface
SysMon	(ELMA) System Monitor
VCXO	Voltage-controlled oscillator

## 1 Introduction

This document details the HDL implemented on the Spartan-6 FPGA on the CONV-TTL-BLO board. The HDL (mostly implemented in VHDL) handles the following aspects of the CONV-TTL-BLO capabilities:

- pulse detection (on pulse rising edge)
- fixed-width pulse generation
- status retrieval via I<sup>2</sup>C and the ELMA protocol

Figure 1 shows a simplified block diagram of the HDL firmware. Each of the blocks in the figure is presented in following sections.




Figure 1: Block diagram of FPGA firmware

### Additional documentation

!!!

- CONV-TTL-BLO User Guide [1]

## 2 FPGA Clocks

There are two clock signals input to the FPGA (Figure 2). The first is a 20 MHz signal from a VCXO. The second clock signal with a frequency of 125 MHz is generated on-board via a Texas Instruments PLL IC from a 25 MHz VCXO.




Figure 2: FPGA clock inputs

Two DACs are provided on-board for controlling the two VCXOs. The DACs can be controlled via SPI, but this feature is not yet implemented.

Table 1 lists the clock domains in the firmware.

Table 1: Clock domains

Clock domain	Frequency	Comments
<i>clk125</i>	125 MHz	Global clock input to all sequential logic

### 3 Reset generator

<b>Entity</b>	<i>reset_gen</i>	
<b>Generics</b>	<i>g_reset_time</i>	Reset time in <i>clk_i</i> cycles
<b>Ports</b>	<i>clk_i</i>	Clock signal
	<i>rst_i</i>	Active-high reset input
	<i>rst_n_o</i>	Active-low reset output
<b>Usage</b>	Global reset generation	96 <i>ms</i> reset

The reset generator module (*reset\_gen*) implemented inside the FPGA generates a predefined-width reset signal when power is applied to the FPGA, or when an external reset is triggered via the *rst\_i* pin.

When a power-on reset occurs on the Xilinx FPGA, a counter inside the *reset\_gen* module starts counting up. While this counter is counting up, the active-low reset signal is kept low, resetting synchronous logic inside the FPGA. When the counter reaches the value of the reset width (specified via the *g\_reset\_time* generic at synthesis time), the reset signal is de-asserted, the counter is disabled and the *reset\_gen* module remains inactive.

The module reactivates on the power-on reset, or when a reset is triggered externally, via the *rst\_i* pin.

Note that the VHDL of this module is Xilinx and XST-specific and porting to a different FPGA architecture is not guaranteed to provide the same

results. The *reset\_gen* module has an initial value set for the counter signal after power-up, which is guaranteed by XST to be set after the FPGA's GSR signal is de-asserted.

By default, the reset time is set to 96 *ms*.

## 4 RTM detection

---

<b>Entity</b>	<i>rtm_detector</i>	
<b>Ports</b>	<i>rtmm_i(2..0)</i>	RTM mainboard detection lines
	<i>rtmp_i(2..0)</i>	RTM piggyback detection lines
	<i>rtmm_ok_o</i>	RTM mainboard present
	<i>rtmp_ok_o</i>	RTM piggyback present
<b>Usage</b>	Light ERR status LED	

---

RTM detection is described in [2]. Since an RTMM/P missing would mean all *rtmm\_i/rtmp\_i* lines are all-ones, the *rtm\_detector* module sets the *rtmm\_ok* and *rtmp\_ok* signals low if the *rtmm\_i* and *rtmp\_i* input signals are respectively all-ones.

The *rtmm\_ok* and *rtmp\_ok* signals are NANDed together to light the ERR status LED on the CONV-TTL-BLO.




Figure 3: *rtm\_detector* block in CONV-TTL-BLO firmware

The status of the RTM detection lines can also be read via their respective fields in the CONV board status register (Section 7.2).




Figure 4: 3x2 bicolor LED matrix control

## 5 Bicolor LED controller

<b>Entity</b>	<i>bicolor_led_ctrl</i>	
<b>Generics</b>	<i>g_NB_COLUMN</i>	Number of columns
	<i>g_NB_LINE</i>	Number of lines
	<i>g_CLK_FREQ</i>	Frequency (in Hz) of <i>clk_i</i> signal
	<i>g_REFRESH_RATE</i>	LED refresh rate (in Hz)
<b>Ports</b>	<i>rst_n_i</i>	Active-low reset input
	<i>clk_i</i>	Clock signal input
	<i>led_intensity_i(6..0)</i>	7-bit LED intensity vector
	<i>led_state_i(..)</i>	LED state vector, two bits per LED
	<i>column_o(..)</i>	LED column vector, one bit per column
	<i>line_o(..)</i>	LED line vector, one bit per line
	<i>line_oen_o(..)</i>	LED line enable vector, one bit per line
<b>Usage</b>	Light bicolor LEDs	

The *bicolor\_led\_ctrl* block controls the lighting of a bicolor LED matrix. Based on the refresh rate given via the *g\_REFRESH\_RATE* generic, the clock frequency (*g\_CLK\_FREQ* generic) and the number of lines and columns, the module calculates controls lighting of the LED matrix.

Figure 4 shows an example of controlling a three-line, two-column red-and-green LED matrix. The FPGA outputs for the columns (C) are connected to buffers and serial resistors and then to the LEDs. The FPGA outputs for lines (L) are connected to tri-state buffers and the to the LEDs. The FPGA outputs for line output enables (L\_OEN) are connected to the output enable of the tri-state buffers.

The two-bit *led\_state\_i* vector can be used to control the color of each LED. Table 2 lists the values that should be input on *led\_state\_i* to get the needed color. Definitions are provided in the *bicolor\_led\_ctrl\_pkg.vhd* file for setting the color of the LED via *led\_state\_i*; the constants are also listed in Table 2.

Table 2: LED state input

State	Constant	Value
Off	c_LED_OFF	00
Green	c_LED_GREEN	01
Red	c_LED_RED	10
Orange	c_LED_RED_ORANGE	11

Each LED's two-bit state is connected to *led\_state\_i* on a column-first, line-second basis. Table 3 shows the *led\_state\_i* connections for the example in Figure 4.

Table 3: Connecting the LED state vector to the 2x3 matrix

Line	Column	LED state bits
1	1	1..0
1	2	3..2
2	1	5..4
2	2	7..6
3	1	9..8
3	2	11..10

## 6 Pulse generators

---

<b>Entity</b>	<i>ctb_pulse_gen</i>	
<b>Generics</b>	<i>g_pulse_width</i>	Width of the output pulse in <i>clk_i</i> cycles
	<i>g_glitch_filt_len</i>	Length of glitch filter
<b>Ports</b>	<i>clk_i</i>	Clock signal
	<i>rst_n_i</i>	Active-low reset signal
	<i>glitch_filt_en_n</i>	Active-low glitch filter enable
	<i>en_i</i>	Pulse generator enable
	<i>trig_i</i>	Pulse trigger
	<i>pulse_o</i>	Pulse output
<b>Usage</b>	Output pulse	1.2 $\mu$ s pulses
	Flash pulse LEDs	96 ms pulses

---

The *ctb\_pulse\_gen* blocks are twice used in the CONV-TTL-BLO firmware. First, they are used for generating the output pulses based on the trigger input. In this case, they are configured for 1.2  $\mu$ s pulses (*g\_pulse\_width* = 150, considering the 8 ns clock input).

Second, they are used for blinking the front and rear-panel pulse LEDs when a pulse is generated. In this second case, the pulse generator blocks are configured to generate 96 ms pulses (*g\_pulse\_width* =  $12 * 10^6$ ), enough

to be visible to the human eye.

In both cases, the logic associated to the blocks is multiplied by six, since there are six replication channels.

## 6.1 Implementation

Figure 5 shows the implementation of the *ctb\_pulse\_gen* block. It employs a simple counter finite-state machine (FSM) that is used to generate a fixed-width pulse at the output.




Figure 5: Pulse generator block

The block contains a glitch filter that can be used to decrease sensitivity to glitches in noisy environments. The glitch filter length can be enabled via the *glitch\_filt\_en\_n* input (connected to SW1.1 on the CONV-TTL-BLO). The length of the filter can be set via the *g\_glitch\_filt\_len* generic.

Enabling the glitch filter will lead to the trigger being sampled using *clk125* and introduces leading-edge jitter on the *pulse\_o* output. To avoid this leading-edge pulse jitter, the glitch filter can be disabled.

Regardless of whether the glitch filter is enabled or not, the FSM reacts to the rising edge of one of its two start inputs. A rising edge on an input starts the internal counter, which counts up to a maximum value of *g\_pulse\_width*. The behavior of the outputs are different, depending on the state of the glitch filter.

With the glitch filter disabled, the input pulse enables the input flip-flop, which starts pulse generation. The pulse signal is then synchronized in the *clk125* domain and input to the synchronous counter FSM. The rising edge on *SGF0* triggers the counter, and when the counter reaches the maximum value it sets the *OGF0* output for one clock cycle, which will reset the input flip-flop, thus ending the pulse.

With the glitch filter enabled, the rising edge on *SGF1* sets *OGF1*, and this will be kept high until the counter reaches the maximum value.

## 6.2 Board-level view

The use of the pulse generator module is put into perspective in this section. Figure 6 shows the pulse replication mechanism on the CONV-TTL-BLO, where the *PG* block is the *ctb\_pulse\_gen* block.




Figure 6: Board-level view of pulse replication mechanism

Considering that the counter FSM in the *ctb\_pulse\_gen* reacts to rising edges on its inputs, it can now be understood why the *PG* block in Section 4.3 of [1] expects TTL type pulses at its inputs.




Figure 7: No signal detect block

The implementation of the *no sig. detect* block in Figure 6 is shown in Figure 7. The block is implemented as a counter which keeps the *en\_o* signal high as long as it does not reach its maximum value. The counter counts up when the *cnt* input is high. By setting the maximum value of the counter to 12499, it disables the line to the multiplexer if this stays high for 100  $\mu$ s, thus allowing for blocking pulses at the input of the OR gate. The line is

re-enabled as soon as it goes back low, i.e., when a wire has been plugged in to the channel.

## 7 Memory-mapped peripherals

This section details the various peripherals mapped on the internal Wishbone bus. Access to these peripherals is made through the two serial lines on the VME P1 connector (*SERCLK*, *SERDAT*). The I<sup>2</sup>C-based protocol proposed by ELMA [3] for their VME crates is used to access these peripherals. A bridge module (Section 7.1) translates I<sup>2</sup>C transfers into Wishbone transfers.

The complete memory map of the firmware can be found in Appendix A.

### 7.1 I<sup>2</sup>C to Wishbone bridge

The *elma\_i2c* module **REFERENCE** implements a bridge between the serial lines on the VME P1 connector using the ELMA I<sup>2</sup>C-based protocol [3], and the Wishbone interconnect. The module provides one I<sup>2</sup>C slave interface for connecting to an ELMA SysMon and one Wishbone master interface.

Details about the module's implementation can be found in its documentation **REFERENCE**.

### 7.2 Control and status registers

The status registers implemented in the firmware contain the current firmware version, the position of the on-board switches and the values on RTM detection lines.

No control registers are currently implemented.

See Appendix B for more information.

## 8 Folder Structure

The folder structure used within the firmware is presented below.

- ip\_cores/
- conv-ttl-blo/hdl/
  - bicolor\_led\_ctrl/
    - *bicolor\_led\_ctrl.vhd*
    - *bicolor\_led\_ctrl\_pkg.vhd*
  - glitch\_filt/
    - doc/
    - rtl/
      - *glitch\_filt.vhd*
  - **release**/
    - **rtl**/
      - *conv\_regs.vhd*
    - **top**/
      - *conv\_ttl\_blo\_v2.vhd*
      - *conv\_ttl\_blo\_v2.ucf*
  - ctb\_pulse\_gen/
    - rtl/
      - *ctb\_pulse\_gen.vhd*
  - reset\_gen/
    - rtl/
      - *reset\_gen.vhd*
  - elma\_i2c/
    - doc/
    - elma\_i2c/
      - i2c\_slave/
    - rtl/
      - *i2c\_slave.vhd*
      - *elma\_i2c.vhd*

The *ip\_cores/* folder contains repository files that the firmware uses, such as the Wishbone crossbar (*xwb\_crossbar*). The modules that have been developed as part of the CONV-TTL-BLO project are present in their own folders as sub-nodes of the *conv-ttl-blo/hdl/* folder. In general, the module files are present under an *rtl/* sub-folder; documentation files (if any) for

the modules appear under a *doc/* sub-folder. The I<sup>2</sup>C bridge module folder also contains the instantiated *i2c\_slave.vhd* file (see **REFERENCE TO ELMA\_I2C**) and the documentation for it.

The *release/* folder is the main folder in the firmware pack, as can be seen from the fact that it is bolded in the folder structure above. It contains top-level files in the *top/* folder (HDL and UCF file for pin definitions) and other specific modules in the *rtl/* folder.

## 9 Getting Around the Code

As described above, the main part of the release firmware can be found in the *conv-ttl-blo/hdl/pts/* folder. The top-level file is *conv\_ttl\_blo\_v2.vhd*.

Ports and signals usually follow the coding guideline at [4]. Most of the top-level ports of the firmware are lower-case versions of their schematics counterparts. The exceptions from this are due to either net names that could not be syntactically represented in VHDL, or net names that have been made clearer in VHDL code. Input ports are assigned to architecture signals and signals are assigned to output ports in each code section, as appropriate.

The declarative part of the module architectures is as shown in Figure 8. It starts




Figure 8: Declarative part of VHDL architecture

The top module architecture is divided into sections, delimited by visible comments. For example, code pertaining to a certain test, code pertaining to more than one test, or general top-level code can go into a code section. The declarative part of the architecture is organized as shown in Figure 8. Types are declared right after the architecture declaration, followed by constant declarations, followed by component declarations, after which the various signals are declared.




Figure 9: Body of VHDL architecture

The body of the architecture is organised as shown in Figure 9. It begins by instantiating a differential buffer for the 125 MHz system clock and instantiating the *reset\_gen* component. Then, the *elma\_i2c* bridge module is instantiated along with the Wishbone crossbar that offers access to the rest of the Wishbone modules in the design. Next, the general-purpose PTS register (see Sec. ??) module is instantiated, followed by logic necessary for each of the tests comprising PTS.

# Appendices

## A Memory map

Table 4 shows the complete memory map of the firmware. The following sections list the memory map of each peripheral.

Table 4: CONV-TTL-BLO memory map

Periph.	Address		Description
	Base	End	
CSR	0x000	0x010	Control and status register

## B Control and status registers

Base address: 0x000

Offset	ELMA reg	Description
0x0	1	Board ID register
0x4	2	Status register
0x8	3	Reserved
0xC	4	Reserved

Reserved addresses read undefined and should be written as 0x00000000.

### B.1 Board ID register

Bits	Field	Access	Default	Description
31..0	<i>id</i>	R/O	0x424c4f32	Board ID

Field	Description
<i>id</i>	Board ID (ASCII string <b>BLO2</b> )

### B.2 Status register

Bits	Field	Access	Default	Description
15..0	<i>fwvers</i>	R/O	X	Firmware version
23..16	<i>switches</i>	R/O	X	Switch status
29..24	<i>rtm</i>	R/O	X	RTM detection lines
31..30	<i>reserved</i>	R/O	X	

## B Control and status registers

---

<b>Field</b>	<b>Description</b>
<i>fwvers</i>	Firmware version, hex value containing the firmware version – leftmost byte <i>hex value</i> is major release <i>decimal value</i> – rightmost byte <i>hex value</i> is minor release <i>decimal value</i> e.g. 0x0101 – v1.01 0x0107 – v1.07 0x0274 – v2.74 etc.
<i>switches</i>	Current switch status bit 0 – SW1.1 bit 1 – SW1.2 ... bit 7 – SW2.4 <b>1</b> – switch is <b>OFF</b> <b>0</b> – switch is <b>ON</b>
<i>rtm</i>	RTM detection lines status <b>0</b> – line active <b>1</b> – line inactive
<i>reserved</i>	Write as '0'; read undefined

## References

- [1] T.-A. Stana, “CONV-TTL-BLO User Guide.” <http://www.ohwr.org/documents/263>, 06 2013.
- [2] “Rear Transition Module detection.” [http://www.ohwr.org/projects/conv-ttl-blo/wiki/RTM\\_board\\_detection](http://www.ohwr.org/projects/conv-ttl-blo/wiki/RTM_board_detection).
- [3] ELMA, “Access to board data using SNMP and I2C.” <http://www.ohwr.org/documents/227>.
- [4] P. Loschmidt, N. Simanić, C. Prados, P. Alvarez, and J. Serrano, “Guidelines for VHDL Coding,” 04 2011. <http://www.ohwr.org/documents/24>.