

ELMA I²C to Wishbone bridge

June 26, 2013



Theodor-Adrian Stana (CERN/BE-CO-HT)

Revision history

| Date | Version | Change |
|------------|---------|---------------|
| 26-06-2013 | 1.00 | First version |

Contents

| | | |
|----------|-------------------------------------|----------|
| 1 | Introduction | 1 |
| 2 | Instantiation | 1 |
| 3 | ELMA I²C Protocol | 2 |
| 4 | Implementation | 3 |

List of Figures

| | | |
|---|---------------------------------------------------------------------|---|
| 1 | I ² C port external connections | 2 |
| 2 | SysMon write operation | 2 |
| 3 | SysMon read operation | 3 |
| 4 | Main FSM of <i>elma_i2c</i> module | 3 |
| 5 | FSM states when the SysMon writes to the <i>elma_i2c</i> | 5 |
| 6 | FSM states when the SysMon reads from the <i>elma_i2c</i> | 5 |

List of Tables

| | | |
|---|-------------------------------------------|---|
| 1 | Ports of <i>elma_i2c</i> module | 1 |
| 2 | States of <i>elma_i2c</i> FSM | 4 |

List of Abbreviations

| | |
|------------------|---------------------------------|
| FSM | Finite-State Machine |
| I ² C | Inter-Integrated Circuit (bus) |
| SysMon | ELMA crate System Monitor board |
| VME | VERSAmodule Eurocard |

1 Introduction

This document describes the *elma_i2c* module, an I²C to Wishbone bridge for the VME64x crates. The module implements an I²C slave and translates the protocol defined by ELMA in [1] into Wishbone [2] accesses to a Wishbone slave device.

2 Instantiation

The ports of the *elma_i2c* module are shown in Table 1. The I²C signals should be connected to tri-state ports, as shown in Figure 1, and Wishbone slaves should be connected to the Wishbone master interface at the *wbm_** ports.

Table 1: Ports of *elma_i2c* module

| Port | Size | Description |
|------------|------|------------------------------------------------------------------------------------------------------------------------------------------------|
| clk_i | 1 | Clock input |
| rst_n_i | 1 | Active-low reset input |
| sda_en_o | 1 | SDA line output tri-state enable |
| sda_i | 1 | SDA line input |
| sda_o | 1 | SDA line output |
| scl_en_o | 1 | SCL line tri-state enable |
| scl_i | 1 | SCL line input |
| scl_o | 1 | SCL line output |
| i2c_addr_i | 7 | I ² C slave address on ELMA I ² C bus |
| i2c_done_o | 1 | High for one clk_i cycle when an I ² C transfer is finished |
| i2c_err_o | 1 | High for one clk_i cycle when an error occurs in the ELMA protocol or an attempt is made to access a non-existing register on the Wishbone bus |
| wbm_stb_o | 1 | Wishbone data strobe output |
| wbm_cyc_o | 1 | Wishbone valid cycle output |
| wbm_sel_o | 4 | Wishbone byte select output |
| wbm_we_o | 1 | Wishbone write enable output |
| wbm_dat_i | 32 | Wishbone data input (to master) |
| wbm_dat_o | 32 | Wishbone data output (from master) |
| wbm_adr_o | 32 | Wishbone address output |
| wbm_ack_i | 1 | Wishbone acknowledge signal input |
| wbm_rty_i | 1 | Wishbone retry signal input |
| wbm_err_i | 1 | Wishbone error signal input |




Figure 1: I²C port external connections

3 ELMA I²C Protocol

Using the I²C lines on the VME P1 connector, one can access boards placed in a VME crate. In this purpose, ELMA has defined a higher-level protocol [1] that uses I²C as a low-level protocol.

Figure 2 shows a write operation from the SysMon to a VME board. The process starts with the control byte, containing the board's I²C slave address and the read/write bit cleared, indicating an I²C write. After the slave's ACK, the following two bytes send the 12-bit address in little-endian order (most significant byte first). After the address has been acknowledged, the following four I²C transfers are used to transmit the 32-bit data to be written to the board register. Data transmission occurs with the least significant byte first (big-endian).




Figure 2: SysMon write operation

A read transfer (Figure 3) from a VME board is similar to the write transfer. The differences lie in the retransmission of the control byte after the register address, this time with the read/write bit set, to indicate an I²C read. Following the ACK from the slave, the transfer direction changes and the SysMon will read the four data bytes sent by the VME board. As with the write transfer, the data bytes are sent by the VME board in big-endian order.




Figure 3: SysMon read operation

4 Implementation

In order to perform low-level I²C transfers, the *i2c_slave* module [REFERENCE?](#) is instantiated and used within the *elma_i2c* module. The outputs of the *i2c_slave* module are used as controls for an eight-state finite state machine (FSM), a simplified version of which is shown in Figure 4. Table 2 also lists the states of the state machine.




Figure 4: Main FSM of *elma_i2c* module

When the *i2c_slave* module finishes a transfer (signaled by a *done_p_o* pulse), the status is checked and if it is as expected (e.g., a *address good* in the *ST_IDLE* state), the FSM advances to the next state. It should be noted that where the SysMon appears in the state names, it indicates what the SysMon action is. For example, if the state of the FSM is *ST_SYSMON_WR*, this means the SysMon is writing and the *elma_i2c* is reading.

To better understand how the FSM operates, Figures 5 and 6 can be

Table 2: States of *elma_i2c* FSM

| State | Description |
|------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| ST_IDLE | Wait for the <i>i2c_slave</i> module to receive the I ² C address and go to <i>ST_WB_ADR</i> . The starting value at the <i>op_o</i> output of the <i>i2c_slave</i> module is stored for checking in <i>ST_OP</i> |
| ST_WB_ADR | Shift in the two address bytes sent via I ² C and go to <i>ST_SIM_WB_TRANSF</i> |
| ST_SIM_WB_TRANSF | Start a Wishbone read transfer from address received in previous state and go to <i>ST_OP</i> if Wishbone address exists (Wishbone <i>ack</i> received), or <i>ST_IDLE</i> otherwise (Wishbone <i>err</i> received) |
| ST_OP | Check the <i>op_o</i> output of the <i>i2c_slave</i> module. If different from the value at the start, go to <i>ST_SYSMON_RD_WB</i> state (SysMon is reading from <i>elma_i2c</i>), otherwise continue shifting in bytes (SysMon writing to <i>elma_i2c</i>) |
| ST_SYSMON_WR | Continue reading up to four bytes sent by the SysMon and go to <i>ST_SYSMON_WR_WB</i> |
| ST_SYSMON_WR_WB | Perform a Wishbone write transfer to the register with the address obtained in <i>ST_WB_ADR</i> |
| ST_SYSMON_RD_WB | Perform a Wishbone read transfer from the address obtained in <i>ST_WB_ADR</i> and go to <i>ST_SYSMON_RD</i> |
| ST_SYSMON_RD | Shift out the four bytes of the Wishbone register when the <i>i2c_slave</i> module successfully finishes a write |

consulted, where the state of the FSM is shown during reads and writes from the SysMon.

When the SysMon writes (Figure 5), the *elma_i2c* module waits in the *ST_IDLE* state until the I²C address is received, then, while in the *ST_WB_ADR* state, it shifts in the Wishbone address. A Wishbone transfer is then simulated with the received the address and if this address exists (a Wishbone *ack* is received), the first byte is shifted in while in the *ST_OP* state, followed by the next three bytes while in the *ST_SYSMON_WR* state. Finally, the register is written to in the *ST_SYSMON_WR_WB* state.

When the SysMon reads (Figure 6), the first few steps are the same as for a read. The address is shifted in and checked in the Wishbone transfer simulation state. In the case of a SysMon reading from a board, however, the I²C transfer is restarted and the order is reversed (SysMon starts reading). Thus, while in *ST_OP*, the FSM detects a different value of *op_o* and goes into the *ST_SYSMON_RD_WB* state. The value of the register is read here and sent via I²C in the *ST_SYSMON_RD* state.

4 Implementation




Figure 5: FSM states when the SysMon writes to the *elma_i2c*




Figure 6: FSM states when the SysMon reads from the *elma_i2c*

References

- [1] ELMA, “Access to board data using SNMP and I2C.” <http://www.ohwr.org/documents/227>.
- [2] OpenCores, “Wishbone System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores.” http://cdn.opencores.org/downloads/wbspec_b4.pdf.