





Project/Equipment	Standard Blocking Pulse Repeater		
Document	<b>Conv-TTL-Blo TOP</b>		
Designer	Carlos Gil Soriano	03/10/2012	
Drawn by	B. Civel	03/04/2013	
Check by	-	10/04/2013	
Last Mod.	-	10/04/2013	
File	ConvTtlBlo_TOP.SchDoc	Sheet 1 of 14	
Print Date	11/04/2013 09:42:05	Rev	A3 1
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland			EDA-02446-V2-1

Copyright CERN 2012.  
 This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.  
 You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohw.org/cernohl>).  
 This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY  
 AND FITNESS FOR A PARTICULAR PURPOSE.  
 Please see the CERN OHL v.1.1 for applicable conditions




Voltages are:


- \*\*\* FPGA
- VCCO\_0 3V3
- VCCO\_1 3V3
- VCCO\_2 3V3
- VCCO\_3 3V3
- VCCaux 3V3
- VCCint 1V2
- \*\*\* PROM
- VCCaux 3V3



PI filters for decoupling noise in the band of 50 MHz to 150 MHz in 3V3 and 5V rails.






BLM41PG181SN1L is a ferrite with low DCR (max 10mOhm) targeted for high current (power rails).







Project/Equipment		Standard Blocking Pulse Repeater	
Document		<p style="text-align: center;"><b>Conv-TTL-Blo BLOCKING PS</b></p>	
			
Designer	Carlos Gil Soriano	Date	03/10/2012
Drawn by	Carlos Gil Soriano	Check by	B. Civel
Check by	B. Civel	Last Mod.	10/04/2013
Last Mod.	-	File	PowerSupplyBlocking_SchDoe
Print Date	11/04/2013 09:42:06	Sheet	3 of 14
		European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland	EDA-02446-V2-1 A3 1

To allow high SerDes ratios, leave all the trigger inputs and outputs in \_P pins.  
See Xilinx's document UG381, chapter 3 for further information.




Copyright CERN 2012.  
 This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.  
 You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohw.org/cernohl>).  
 This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY  
 AND FITNESS FOR A PARTICULAR PURPOSE.  
 Please see the CERN OHL v.1.1 for applicable conditions




Control voltage is +1.5V ±1V.  
 Min. pull range is ±10 ppm for ±1V.  
 Positive slope (Positive voltage for positive frequency shift).

CDCM61004 configuration:  
 LVDS outputs  
 PRESC DIV = 4  
 FB DIV = 20  
 OUT DIV = 4  
 All config inputs have internal pull-ups.  
 Input = 25 MHz  
 Output = 125 MHz





Voltage drop is negligible after the ferrite. Measured.



Project/Equipment	Standard Blocking Pulse Repeater		
Document	<b>Conv-TTL-Blo CLOCKS</b>		
Designer	Carlos Gil Soriano	03/10/2012	
Drawn by	B. Civel	03/04/2013	
Check by	-	10/04/2013	
Last Mod.	-		
File	Clocks&Monitor_SchDoc		
Print Date	11/04/2013 09:42:06	Sheet	5 of 14
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		EDA-02446-V2-1	Rev A3 1

Copyright CERN 2012.  
 This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.  
 You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).  
 This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY  
 AND FITNESS FOR A PARTICULAR PURPOSE.  
 Please see the CERN OHL v.1.1 for applicable conditions


SFP+ module.  
 Please refer to "SFF-8431 Specifications for Enhanced Small Form Factor Pluggable Module SFP+" to full understanding of the capabilities.



As close as possible to GTP DUAL pins --bank 0 of FPGA.

The LVDS receiver can be used to feed a clock to a "custom white rabbit copper SFP".


The trace length from the resistor pins to the FPGA pins MGTRREF and MGTVTTRCAL must be equal in length and geometry





Project/Equipment		Standard Blocking Pulse Repeater	
Document		<b>Conv-TTL-Blo MGTX</b>	
BE-CO			
CERN		Designer	Carlos Gil Soriano
		Drawn by	Carlos Gil Soriano
		Check by	B. Civel
		Last Mod.	10/04/2013
		File	Communication_SchDoc
		Print Date	11/04/2013 09:42:07
		Sheet	6 of 14
		Rev	A3
		European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland	
		EDA-02446-V2-1	

Copyright CERN 2012.  
 This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.  
 You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).  
 This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY  
 AND FITNESS FOR A PARTICULAR PURPOSE.  
 Please see the CERN OHL v.1.1 for applicable conditions


Thermometer will be used to have a FPGA unique ID




PROGRAM\_B must be asserted low for more than 500ns




Added external pullup resistors to pins TDI and TMS as recommended in Xilinx's answer response 11433





TTL\_INV\_TTL\_N  
 This is used to determine the level of the input trigger connector



FPGA HEADER OUT N[6..1]




FPGA HEADER IN N[6..1]



Project/Equipment	Standard Blocking Pulse Repeater		
Document	<b>Conv-TTL-Blo JTAG</b>		
Designer	Carlos Gil Soriano	03/10/2012	
Drawn by	Carlos Gil Soriano	03/04/2013	
Check by	B. Civel	11/04/2013	
Last Mod.	-		
File	JTAG&Button_SchDoc		
Print Date	11/04/2013 09:42:07	Sheet	7 of 14
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		EDA-02446-V2-1	A3   I

You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).  
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.  
Please see the CERN OHL v.1.1 for applicable conditions




Utility Bus Signal: see page 199  
ANSI/VITA 1-1994  
Output configurations in page 230  
SYSRESET\_N Open collector



As each block of BLO+\_{X}\_n, where X={L, C, R} will be triggered at the same time, cross talk should not be so critical. However, it would be better group the signals as it is shown and leave ground between sets of signals triggered by different sources.



As input signals come from far away, the spectrum of this signal will have less high frequency components than the spectrum of the generated Standard Blocking in conv-ttl-blo. Signals with more spectral power in higher frequencies should be routed more carefully, so it is better to leave the easiest paths to them. In this case, outer pins should be available for output signals and inner pins to input ones.

As can be seen in ANSI/VITA 1-1994 page 247, the row b is used in VME64. Hence, none of its pins can be used. Rows z,a,c,d have available pins as documented in the VME64 and VME64x specifications.




Project/Equipment	Standard Blocking Pulse Repeater	
Document	<b>Conv-TTL-Blo VME64X</b>	
Designer	Carlos Gil Soriano	03/10/2012
Drawn by	Carlos Gil Soriano	03/04/2013
Check by	B. Civel	10/04/2013
Last Mod.	-	10/04/2013
File	VME64xConn.SchDoc	
Print Date	11/04/2013 09:42:07	Sheet 8 of 14
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland	EDA-02446-V2-1	Rev A3   I

Copyright CERN 2012.  
 This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.  
 You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).  
 This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY  
 AND FITNESS FOR A PARTICULAR PURPOSE.  
 Please see the CERN OHL v.1.1 for applicable conditions



Project/Equipment		Standard Blocking Pulse Repeater	
Document		<b>Conv-TTL-Blo INPUT BLO</b>	
BE-CO			
		Designer	Carlos Gil Soriano
		Drawn by	Carlos Gil Soriano
		Check by	B. Civel
		Last Mod.	-
File		InputBlocking_SchDoc	Sheet 9 of 14
Print Date		11/04/2013 09:42:08	Size Rev
		EDA-02446-V2-1	A3 1








Copyright CERN 2012.  
 This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.  
 You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).  
 This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY  
 AND FITNESS FOR A PARTICULAR PURPOSE.  
 Please see the CERN OHL v.1.1 for applicable conditions




Input waveforms:  
 nominal 24V Std.Blocking  
 minimum 5V Std.Blocking

Project/Equipment		Standard Blocking Pulse Repeater	
Document		<b>Conv-TTL-Blo          INPUT UNIT</b>	
			
Designer	Carlos Gil Soriano	Date	03/10/2012
Drawn by	Carlos Gil Soriano	Check by	B. Civel
Check by	B. Civel	Last Mod.	10/04/2013
Last Mod.	-	File	InputBlockingUnit.SchDoc
Print Date	11/04/2013 09:42:08	Sheet	10 of 14
		European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland	EDA-02446-V2-1 Rev A3 1

Copyright CERN 2012.  
 This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.  
 You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).  
 This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY  
 AND FITNESS FOR A PARTICULAR PURPOSE.  
 Please see the CERN OHL v.1.1 for applicable conditions





Project/Equipment		Standard Blocking Pulse Repeater	
Document	<b>Conv-TTL-Blo OUTPUT BLO</b>		Designer
			Carlos Gil Soriano
			03/10/2012
			03/04/2013
			10/04/2013
		File	BlockingOutput_SchDoc
		Print Date	11/04/2013 09:42:08
		Sheet	11 of 14
		Rev	A3
		EDA-02446-V2-1	
		European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland	



Project/Equipment		Standard Blocking Pulse Repeater	
Document		Designer Carlos Gil Soriano	
		Drawn by Carlos Gil Soriano	
		03/10/2012	
		Check by B. Civel	
		03/04/2013	
File		BlockingUnit.SchDoc	
Print Date		11/04/2013 09:42:09	
Sheet		12 of 14	
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		EDA-02446-V2-1	
		Size Rev	
		A3 1	

Copyright CERN 2012.  
 This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1.  
 You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).  
 This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY  
 AND FITNESS FOR A PARTICULAR PURPOSE.  
 Please see the CERN OHL v.1.1 for applicable conditions







Project/Equipment	Standard Blocking Pulse Repeater		
Document	<b>Conv-TTL-Block FRONT TTL</b>		
BE-CO			
Designer	Carlos Gil Soriano	03/10/2012	
Drawn by	Carlos Gil Soriano	03/04/2013	
Check by	B. Civel	10/04/2013	
Last Mod.	-	10/04/2013	
File	FrontTTL_SchDoc		
Print Date	11/04/2013 09:42:09	Sheet 13 of 14	
		Rev A3	

European Organization for Nuclear Research  
 CH-1211 Genève 23 - Switzerland


**EDA-02446-V2-1**

Copyright CERN 2012.  
 This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.  
 You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).  
 This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.  
 Please see the CERN OHL v.1.1 for applicable conditions



The array of LEDs should be positioned in the front panel as follows:  
 - ARRAY 1 TOP  
 - ARRAY 2 MIDDLE  
 - ARRAY 3 BOTTOM

ESD discharge strips (top and bottom of the card)



Project/Equipment	Standard Blocking Pulse Repeater		
Document	<b>Conv-TTL-Blo FRONT PANEL</b>		
Designer	Carlos Gil Soriano	03/10/2012	
Drawn by	Carlos Gil Soriano	03/04/2013	
Check by	B. Civel	10/04/2013	
Last Mod.	-		
File	FrontPanelLeds.SchDoc		
Print Date	11/04/2013 09:42:09	Sheet	14 of 14
		Rev	1
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland			EDA-02446-V2-1