









To allow high SerDes ratios, leave all the trigger inputs and outputs in _P pins.
See Xilinx's document UG381, chapter 3 for further information.






▲ CDCM61004 configuration:
LVDS outputs
PRESC DIV = 4
FB DIV = 20
OUT DIV = 4
All config inputs have internal pull-ups.



Input = 25 MHz
Output = 125 MHz



The LVDS receiver can be used to feed a clock to a "custom white rabbit copper SFP".


The trace length from the resistor pins to the FPGA pins MGTRREF and MGTVTTRCAL must be equal in length and geometry



Project/Equipment		Standard Blocking Pulse Repeater	
Document	 <i>Conv-TTL-Blo MGTX</i>	Designer	Carlos Gil Soriano
		Drawn by	Carlos Gil Soriano
		Check by	B. Civel
		Last Mod.	-
		File	Communication.SchDoc
		Print Date	11/04/2013 09:42:07
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		EDA-02446-V2-1	Sheet 6 of 14 Size A3 Rev 1

Utility Bus Signal: see page 199
ANSI/VITA 1-1994





Output configurations in page 230
SYSRESET_N Open collector






As each block of BLO+_{X}_n, where X={L, C, R} will be triggered at the same time, cross talk should not be so critical. However, it would be better group the signals as it is shown and leave ground between sets of signals triggered by different sources.












As input signals come from far away, the spectrum of this signal will have less high frequency components than the spectrum of the generated Standard Blocking in conv-ttl-blo. Signals with more spectral power in higher frequencies should be routed more carefully, so it is better to leave the easiest paths to them. In this case, outer pins should be available for output signals and inner pins to input ones.


As can be seen in ANSI/VITA 1-1994 page 247, the row b is used in VME64. Hence, none of its pins can be used. Rows z,a,c,d have available pins as documented in the VME64 and VME64x specifications.











Blocking shape:
- High level: 24V
- Low level: 0V
- Rise time: 82.90 ns
- Fall time: 122.00 ns
Second knee frequency: 4.25 MHz

