



U\_FrontPanelLeds  
FrontPanelLeds SchDoc




U\_JTAG&Button  
JTAG&Button SchDoc




U\_FrontTTL  
FrontTTL SchDoc





U\_Clocks&Monitor  
Clocks&Monitor SchDoc




U\_Communication  
Communication SchDoc




U\_FPGAbank  
FPGAbank SchDoc




U\_BlockingOutput  
BlockingOutput SchDoc



U\_InputBlocking  
InputBlocking SchDoc



U\_VME64sConn  
VME64sConn SchDoc





U\_PowerSupplyBlocking  
PowerSupplyBlocking SchDoc












U\_FPGAps  
FPGAps SchDoc







Voltagens are:


*** FPGA	
VCCO_0	3V3
VCCO_1	3V3
VCCO_2	3V3
VCCO_3	3V3
VCCaux	3V3
VCCint	1V2
*** PROM	
VCCaux	3V3



PI filters for decoupling noise in the band of 50 MHz to 150 MHz in 3V3 and 5V rails.  
BLM41PG181SN1L is a ferrite with low DCR (max 10mOhm) targeted for high current (power rails).









Project/Equipment	Standard Blocking Pulse Repeater		
Document	Conv-TTL-Blo FPGA PS		
Designer	Carlos Gil Soriano	03/10/2012	
Drawn by	Carlos Gil Soriano		
Check by	EVB, MC, TW		
Last Mod.	-	22/10/2012	
File	FPGA_SchDoc		
Print Date	22/10/2012 14:51:34	Sheet	2 of 14
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland			EDA-02446-V2-0
			A3 1




▲ To allow high SerDes ratios, leave all the trigger inputs and outputs in P pins.

See Xilinx's document UG381, chapter 3 for further information.








Control voltage is  $\pm 1.5V \pm 1V$ .  
Min. pull range is  $\pm 10$  ppm for  $\pm 1V$ .  
Positive slope (Positive voltage for positive frequency shift).



CDCM61004 configuration:  
LVDS outputs  
PRESC DIV = 4  
FB DIV = 20  
OUT DIV = 4  
All config inputs have internal pull-ups.  
Input = 25 MHz  
Output = 125 MHz














SFP+ module.  
Please refer to "SFF-8431 Specifications for Enhanced Small Form Factor Pluggable Module SFP+" to full understanding of the capabilities.  
RS1 must provide short/circuit protection (SFF-8431, page 8)

SFP+ reference says cage GND must be isolated from the transceiver ground.

The LVDS receiver can be used to feed a clock to a "custom white rabbit copper SFP".


The trace length from the resistor pins to the FPGA pins MGTREF and MGTVTTRCAL must be equal in length and geometry











Utility Bus Signal: see page 199  
ANSI/VITA 1-1994  
Output configurations in page 230  
SYSRESET\_N  
Open collector







As each block of BLO+ [X]\_n, where X={L, C, R} will be triggered at the same time, cross talk should not be so critical. However, it would be better group the signals as it is shown and leave group between sets of signals triggered by different sources.


As input signals come from far away, the spectrum of this signal will have less high frequency components than the spectrum of the generated Standard Blocking in conv-ttl-blo. Signals with more spectral power in higher frequencies should be routed more carefully, so it is better to leave the easiest paths to them. In this case, outer pins should be available for output signals and inner pins to input ones.


As can be seen in ANSI/VITA 1-1994 page 247, the row b is used in VME64. Hence, none of its pins can be used. Rows z,a,c,d have available pins as documented in the VME64 and VME64x specifications.





















Project/Equipment		Standard Blocking Pulse Repeater	
Document		Designer	Carlos Gil Soriano
		Drawn by	Carlos Gil Soriano
		Check by	EVB, MC, TW
		Last Mod.	-
		File	InputBlockingUnit.SchDoc
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		Print Date	22/10/2012 14:31:37
EDA-02446-V2-0		Sheet	10 of 14
		Ver	1









The array of LEDs should be positioned in the front panel as follows:

- ARRAY 1 TOP
- ARRAY 2 MIDDLE
- ARRAY 3 BOTTOM

ESD discharge strips (top and bottom of the card)

