Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
C
Conv TTL Blocking
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
5
Issues
5
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Conv TTL Blocking
Commits
3fa1e9c0
Commit
3fa1e9c0
authored
Oct 31, 2013
by
Theodor-Adrian Stana
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
howto: added ip_cores info
parent
8819189d
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
8 additions
and
2 deletions
+8
-2
git-quick-howto.txt
design-review/git-quick-howto.txt
+8
-2
No files found.
design-review/git-quick-howto.txt
View file @
3fa1e9c0
...
...
@@ -20,11 +20,17 @@ there in the following format:
2. Getting the repo
2. Preping the repo
# If you want to run synthesis, unzip the ip_cores.zip archive I've sent to you in the
# first mail of 31/10/13 to the same level where you will download the
# repository data.
#
# You do NOT need to do this if you don't plan on running synthesis
unzip ip_cores.zip
# Clone the repo with the design-review branch; this will make sure you work
# on the review branch only, and do not interfere with master
git clone git@ohwr.org:level-conversion/conv-ttl-blo.git -b design-review-2013
# Get the gateware submodule
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment