Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
C
Conv TTL Blocking
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
5
Issues
5
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Conv TTL Blocking
Commits
d1d5a289
Commit
d1d5a289
authored
Sep 21, 2012
by
gilsoriano
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Documentation update of the SPI master multifield.
parent
14ff60a2
Expand all
Hide whitespace changes
Inline
Side-by-side
Showing
4 changed files
with
228 additions
and
55 deletions
+228
-55
spiSpecs.pdf
hdl/spi_master_multifield/doc/spiSpecs.pdf
+0
-0
spiSpecs.tex
hdl/spi_master_multifield/doc/spiSpecs.tex
+227
-48
spi_master_core.vhd
hdl/spi_master_multifield/rtl/spi_master_core.vhd
+0
-6
spi_master_pkg.vhd
hdl/spi_master_multifield/rtl/spi_master_pkg.vhd
+1
-1
No files found.
hdl/spi_master_multifield/doc/spiSpecs.pdf
View file @
d1d5a289
No preview for this file type
hdl/spi_master_multifield/doc/spiSpecs.tex
View file @
d1d5a289
This diff is collapsed.
Click to expand it.
hdl/spi_master_multifield/rtl/spi_master_core.vhd
View file @
d1d5a289
...
...
@@ -164,9 +164,6 @@ signal s_spi_clk_n_d0 : STD_LOGIC;
signal
s_spi_miso_data
:
STD_LOGIC_VECTOR
(
31
downto
0
);
signal
enable_spi_clk
:
STD_LOGIC
;
signal
enable_spi_clk_n
:
STD_LOGIC
;
begin
data_o
<=
s_spi_miso_data
;
...
...
@@ -250,9 +247,6 @@ begin
divider_i
=>
s_spi_clk_divider_i
);
enable_spi_clk
<=
not
(
s_SPI0
.
CPOL
xor
s_SPI0
.
CPHA
);
enable_spi_clk_n
<=
(
s_SPI0
.
CPOL
xor
s_SPI0
.
CPHA
);
s_spi_clk
<=
s_spi_clk_tmp
;
s_spi_clk_n
<=
not
(
s_spi_clk_tmp
);
...
...
hdl/spi_master_multifield/rtl/spi_master_pkg.vhd
View file @
d1d5a289
...
...
@@ -199,7 +199,7 @@ package spi_master_pkg is
constant
c_SPI0_addr
:
STD_LOGIC_VECTOR
(
3
downto
0
)
:
=
X"0"
;
constant
c_SPI1_addr
:
STD_LOGIC_VECTOR
(
3
downto
0
)
:
=
X"1"
;
constant
c_SPI2_addr
:
STD_LOGIC_VECTOR
(
3
downto
0
)
:
=
X"2"
;
constant
c_SPI3_addr
:
STD_LOGIC_VECTOR
(
3
downto
0
)
:
=
X"
2
"
;
constant
c_SPI3_addr
:
STD_LOGIC_VECTOR
(
3
downto
0
)
:
=
X"
3
"
;
function
f_SPI0
(
signal
r_register
:
in
STD_LOGIC_VECTOR
(
31
downto
0
))
return
r_SPI0
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment