-
Theodor-Adrian Stana authored
Apart from this, a watchdog counter has been integrated into the i2c_slave VHDL module; it resets the slave FSM after one second if the master does not cycle the SCL line.
00387791
Name |
Last commit
|
Last update |
---|---|---|
captures | ||
doc | ||
hdl | ||
installation | ||
pcb | ||
sw/beagle-api-linux-i686-v3.09 | ||
.gitignore | ||
modelsim.ini.bak |