










You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions



Nearby Front Panel






Copyright CERN 2011.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.

You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions

Utility Bus Signal: see page 199
ANSI/VITA 1-1994




Output configurations in page 230
ACFAIL_N Open collector
SYSEFAIL_N Open collector
SYSRESET_N Open collector
SYSCLK Totem-pole








As each block of BLO+ [X]_n, where X=L, C, R, will be triggered at the same time, cross talk should not be so critical. However, it would be better group the signals as it is shown and leave enough between sets of signals triggered by different sources.

As input signals come from far away, the spectrum of this signal will have less high frequency components that the spectrum of the generated Standard Blocking in conv-ttl-blo. Signals with more spectral power in higher frequencies should be routed more carefully, so it is better to leave the easiest paths to them. In this case, outer pins should be available for output signals and inner pins to input ones.


As can be seen in ANSI/VITA 1-1994 page 247, the row b is used in VME64. Hence, none of its pins can be used. Rows z,a,c,d have available pins as documented in the VME64 and VME64x specifications.



Project/Equipment		*	
Document	CONV-TTL-RS485 VME64X		
	Designer	Carlos Gil Soriano	12/03/2012
	Drawn by	Carlos Gil Soriano	21/05/2012
	Check by	EVb, MC, EG	21/06/2012
	Last Mod.	-	21/06/2012
	File	VME64xConn_SchDoc	
Print Date		21/06/2012 14:11:31	Sheet 5 of 13
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		EDA-XXXXX-VX-X 	





















You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions




Copyright CERN 2011.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.

You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions


HVAR model
Red H485CHDL 1.8V@2mA



ESD discharge strips (top and bottom of the card)





FTG1
FTG2
FTG3
FTG4
FTG5
FTG6

Project/Equipment			
Document	CONV-TTL-RS485 FRONT PANEL	Designer	Carlos Gil Soriano
		Drawn by	Carlos Gil Soriano
		Check by	EVB, MC, EG
		Last Mod.	-
		File	FrontPanelLedsSchDoc
		Print Date	21/06/2012 14:31:35
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		Sheet	8 of 13
		EDA-XXXXX-VX-X	A3 3

Copyright CERN 2011.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.

You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions



Project/Equipment		
Document	BE-CO CONV-TTL-RS485 INPUT CHANNELS European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland	
Designer	Carlos Gil Soriano	12/03/2012
Drawn by	Carlos Gil Soriano	21/05/2012
Check by	EVB, MC, EG	21/05/2012
Last Mod.	-	21/06/2012
File	Input RS485 SchDoc	Sheet 9 of 13
Print Date	21/06/2012 14:11:35	A3 3

EDA-XXXXX-VX-X

Copyright CERN 2011.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.

You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions

Extra functionality: DETECTION OF LOW DIFFERENTIAL SIGNAL.


This extra feature can be used to monitor whether the input link is alive. Having not enough differential signal can be interpreted in several ways:

- We are experiencing a lot of attenuation in the link
- Cable is not connected
- DC supression device, such a transformer, has been connected in the link.

HOW TO IMPLEMENT

First, a glance to the SN65HVD3088ED shows that the input differential thresholds V_{+in} and V_{-in} are both negative. By connecting receivers with the differential pins swapped we can define a voltage range between $[-V_{-in}, V_{-in}]$ in which a fault detection can be issued by ANDing the R pins of the two receivers (this will be internally done in the FPGA).








Further information can be found in Texas Instruments technical document sly257.




Project/Equipment		Designer: Carlos Gil Soriano	
Document		Drawn by: Carlos Gil Soriano	
BE-CO		Check by: EVB, MC, EG	
CERN		Last Mod: -	
		File: Input Unit RS485 SchDoc	
		Print Date: 21/06/2012 14:11:36	
		Sheet: 10 of 13	
		EDA-XXXXX-VX-X	
		A3 3	

Copyright CERN 2011.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.

You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions




Project/Equipment			
<div>Document</div> <div>BE-CO</div> <div></div>	<div>CONV-TTL-RS485</div> <div>OUTPUT CHANNELS</div> <div>European Organization for Nuclear Research</div> <div>CH-1211 Genève 23 - Switzerland</div>	Designer	Carlos Gil Soriano
		Drawn by	Carlos Gil Soriano
		Check by	EVB, MC, EG
		Last Mod.	-
		File	Output RS485 SchDoc
		Print Date	21/06/2012 14:31:36
		Sheet	11 of 13
		EDA-XXXXX-VX-X	A3 3







Copyright CERN 2011.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.

You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions

Every SN65HVD3088ED can drive up to 256 nodes



Project/Equipment		
Document	CONV-TTL-RS485 OUTPUT UNIT	
BE-CO		
Designer	Carlos Gil Soriano	12/03/2012
Drawn by	Carlos Gil Soriano	21/05/2012
Check by	EVB, MC, EG	21/05/2012
Last Mod.	-	21/06/2012
File	Output Unit RS485 SchDoc	
Print Date	21/06/2012 14:31:36	Sheet 12 of 13
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		EDA-XXXXX-VX-X
		A3 3



[illegible]