[FPGA] Rearrange FPGA pinout for SERDES triggers
As it is implemented in CONV-TTL-BLO V2, all the triggers that come/go to IOs should be connected to the "_P" pins of the FPGA.
Thanks to that, the highest working speed of the SerDes can be used for pulse replication and time-tagging.