- 11 Sep, 2018 1 commit
-
-
Tomasz Wlostowski authored
-
- 19 May, 2016 2 commits
-
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
- 24 Feb, 2016 2 commits
-
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
hdlmake does not allow by default local variables in included Manifest.py files. So, when this core is included in a bigger project (such as FMC-ADC), it should not have any local variables in its local Manifest.py file. Tested with SPEC and SVEC versions of FMC-ADC, works.
-
- 25 Jun, 2015 1 commit
-
-
Javier D. Garcia-Lasheras authored
-
- 17 Feb, 2015 1 commit
-
-
Matthieu Cattin authored
-
- 19 Jul, 2013 1 commit
-
-
Matthieu Cattin authored
-
- 28 Mar, 2013 1 commit
-
-
Matthieu Cattin authored
Command strobe should asserted even if it is already 1.
-
- 30 Nov, 2012 1 commit
-
-
Matthieu Cattin authored
Was not porperly generating the command strobe to ddr interface in case of wishbone block transfers.
-
- 19 Nov, 2012 1 commit
-
-
Matthieu Cattin authored
-
- 16 Nov, 2012 2 commits
-
-
Matthieu Cattin authored
The command enable signal was not properly generated for single read cycle.
-
Matthieu Cattin authored
-
- 24 Oct, 2012 2 commits
-
-
mcattin authored
git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@110 739e5516-d4a2-47df-ba96-5610c1fa693f
-
mcattin authored
git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@109 739e5516-d4a2-47df-ba96-5610c1fa693f
-
- 09 Aug, 2012 1 commit
-
-
mcattin authored
git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@108 739e5516-d4a2-47df-ba96-5610c1fa693f
-
- 08 Aug, 2012 1 commit
-
-
mcattin authored
Modify Manifests accordingly. git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@107 739e5516-d4a2-47df-ba96-5610c1fa693f
-
- 16 Jul, 2012 1 commit
-
-
mcattin authored
git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@106 739e5516-d4a2-47df-ba96-5610c1fa693f
-
- 11 Jul, 2012 6 commits
-
-
mcattin authored
git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@105 739e5516-d4a2-47df-ba96-5610c1fa693f
-
mcattin authored
git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@104 739e5516-d4a2-47df-ba96-5610c1fa693f
-
mcattin authored
This is to allow different configuration (FPGA/memory chip) for the same port. Add re-generated core with new names. git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@103 739e5516-d4a2-47df-ba96-5610c1fa693f
-
mcattin authored
git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@102 739e5516-d4a2-47df-ba96-5610c1fa693f
-
mcattin authored
git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@101 739e5516-d4a2-47df-ba96-5610c1fa693f
-
mcattin authored
git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@100 739e5516-d4a2-47df-ba96-5610c1fa693f
-
- 10 Jul, 2012 1 commit
-
-
mcattin authored
Remove IBUFG from core. Was causing error during translation, because the buffer wasn't connected to a top port. (see AR #22252). git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@99 739e5516-d4a2-47df-ba96-5610c1fa693f
-
- 09 Jul, 2012 5 commits
-
-
mcattin authored
git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@98 739e5516-d4a2-47df-ba96-5610c1fa693f
-
mcattin authored
git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@97 739e5516-d4a2-47df-ba96-5610c1fa693f
-
mcattin authored
git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@96 739e5516-d4a2-47df-ba96-5610c1fa693f
-
mcattin authored
git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@95 739e5516-d4a2-47df-ba96-5610c1fa693f
-
mcattin authored
git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@94 739e5516-d4a2-47df-ba96-5610c1fa693f
-
- 06 Jul, 2012 1 commit
-
-
mcattin authored
git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@93 739e5516-d4a2-47df-ba96-5610c1fa693f
-
- 05 Jul, 2012 2 commits
-
-
mcattin authored
git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@92 739e5516-d4a2-47df-ba96-5610c1fa693f
-
mcattin authored
git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@91 739e5516-d4a2-47df-ba96-5610c1fa693f
-
- 25 Jun, 2012 2 commits
-
-
mcattin authored
git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@90 739e5516-d4a2-47df-ba96-5610c1fa693f
-
mcattin authored
git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@89 739e5516-d4a2-47df-ba96-5610c1fa693f
-
- 06 Feb, 2012 2 commits
-
-
mcattin authored
git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@88 739e5516-d4a2-47df-ba96-5610c1fa693f
-
mcattin authored
git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@87 739e5516-d4a2-47df-ba96-5610c1fa693f
-
- 09 Dec, 2011 2 commits
-
-
mcattin authored
git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@86 739e5516-d4a2-47df-ba96-5610c1fa693f
-
mcattin authored
Previous commit was data loss when writing to the DDR in burst smaller than c_DDR_BURST_LENGTH. Use wb_stb falling edge only on read cycles, use wb_we falling edge for write cycles. git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@85 739e5516-d4a2-47df-ba96-5610c1fa693f
-
- 07 Dec, 2011 1 commit
-
-
mcattin authored
git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@84 739e5516-d4a2-47df-ba96-5610c1fa693f
-