Fix net names in schematics as some of them do not correspond to net names in PCB layout
E.g. in sch pin A3 and B3 of J8 are connected to DIFF_0_P/N but in layout it's DIFF_1_P/N. In this case layout is correct, but schematics is not. All diff pairs should be checked for new backplane revision.