Decoupling Caps for FPGA are using Vias on Pads that are not Capped and Filled.
Although pcb guide notes "Microsemi recommends keeping the capacitor pad directly on the corresponding vias" it does not imply that vias need to be directly on the capacitor pads.
Design of the Dev kit with a M2S150 device verifies this also :