Skip to content
GitLab
Explore
Sign in
Projects
DIOT Zynq Ultrascale-based System Board
Issues
#149
[General] Clearance to unplated holes is a bit too tight
e.g. 0.3mm between FMC_LA_P20 trace and FPGA heatsink mounting hole
To upload designs, you'll need to enable LFS and have an admin enable hashed storage.
More information