Skip to content
GitLab
Explore
Sign in
Projects
DIOT Zynq Ultrascale-based System Board
Issues
#163
[L5] DDR4 PAR signal (FPGA pin AH18), minor plane crossing with L4PWR.
To upload designs, you'll need to enable LFS and have an admin enable hashed storage.
More information