Skip to content
GitLab
Explore
Sign in
Projects
DIOT Zynq Ultrascale-based System Board
Issues
#178
[L1] SLOT2.LVDS_6_P/N - part of the diff pair has rounded corners, part has sharp corners
Not a big deal because it's a slow signal.
To upload designs, you'll need to enable LFS and have an admin enable hashed storage.
More information