Skip to content
GitLab
Explore
Sign in
Projects
DIOT Zynq Ultrascale-based System Board
Issues
#199
stitch gnd top and bottom polygons next to DDR chips
polygons are not well stiched between DDR chips
Edited
Jul 03, 2020
by
Paul PERONNARD
To upload designs, you'll need to enable LFS and have an admin enable hashed storage.
More information