Skip to content
GitLab
Explore
Sign in
Projects
DIOT Zynq Ultrascale-based System Board
Issues
#219
spacing between ESD strip 1 and 2 should be 20mm
Section 3.5.10 of CPCI-S specification
To upload designs, you'll need to enable LFS and have an admin enable hashed storage.
More information