Skip to content
GitLab
Explore
Sign in
Projects
DIOT Zynq Ultrascale-based System Board
Issues
#24
[Cpcis_connectors_P1_P2_P3] Mark LVDS that are connected to clock-capable FPGA I/Os (LVDS0, LVDS8 for every slot)
To upload designs, you'll need to enable LFS and have an admin enable hashed storage.
More information