Commit 338079ed authored by Tomasz Wlostowski's avatar Tomasz Wlostowski

tom's wip

parent 7ff348c2
update=pon, 2 cze 2014, 14:36:29
version=1
last_client=kicad
[cvpcb]
version=1
NetIExt=net
[cvpcb/libraries]
EquName1=devcms
[eeschema]
version=1
LibDir=
NetFmtName=
RptD_X=0
RptD_Y=100
RptLab=1
LabSize=60
[eeschema/libraries]
LibName1=power
LibName2=device
LibName3=transistors
LibName4=conn
LibName5=linear
LibName6=regul
LibName7=74xx
LibName8=cmos4000
LibName9=adc-dac
LibName10=memory
LibName11=xilinx
LibName12=special
LibName13=microcontrollers
LibName14=dsp
LibName15=microchip
LibName16=analog_switches
LibName17=motorola
LibName18=texas
LibName19=intel
LibName20=audio
LibName21=interface
LibName22=digital-audio
LibName23=philips
LibName24=display
LibName25=cypress
LibName26=siliconi
LibName27=opto
LibName28=atmel
LibName29=contrib
LibName30=valves
[pcbnew]
version=1
LastNetListRead=
UseCmpFile=1
PadDrill=0.600000000000
PadDrillOvalY=0.600000000000
PadSizeH=1.500000000000
PadSizeV=1.500000000000
PcbTextSizeV=1.500000000000
PcbTextSizeH=1.500000000000
PcbTextThickness=0.300000000000
ModuleTextSizeV=1.000000000000
ModuleTextSizeH=1.000000000000
ModuleTextSizeThickness=0.150000000000
SolderMaskClearance=0.000000000000
SolderMaskMinWidth=0.000000000000
DrawSegmentWidth=0.200000000000
BoardOutlineThickness=0.100000000000
ModuleOutlineThickness=0.150000000000
[pcbnew/libraries]
LibDir=
LibName1=sockets
LibName2=connect
LibName3=discret
LibName4=pin_array
LibName5=divers
LibName6=smd_capacitors
LibName7=smd_resistors
LibName8=smd_crystal&oscillator
LibName9=smd_dil
LibName10=smd_transistors
LibName11=libcms
LibName12=display
LibName13=led
LibName14=dip_sockets
LibName15=pga_sockets
LibName16=valves
[general]
version=1
EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# +5V
#
DEF +5V #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 90 20 H I C CNN
F1 "+5V" 0 90 30 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
X +5V 1 0 0 0 U 20 20 0 0 W N
C 0 50 20 0 1 0 N
P 4 0 1 0 0 0 0 30 0 30 0 30 N
ENDDRAW
ENDDEF
#
# CAP
#
DEF CAP C 0 40 N N 1 F N
F0 "C" -50 50 39 V V C CNN
F1 "CAP" 50 70 39 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 0 0 -10 50 -10 -50 N
P 2 0 0 0 10 50 10 -50 N
X ~ 1 -100 0 90 R 50 50 1 1 P
X ~ 2 100 0 90 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# CONN_4
#
DEF CONN_4 P 0 40 Y N 1 F N
F0 "P" -50 0 50 V V C CNN
F1 "CONN_4" 50 0 50 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -100 200 100 -200 0 1 0 N
X P1 1 -350 150 250 R 50 50 1 1 P I
X P2 2 -350 50 250 R 50 50 1 1 P I
X P3 3 -350 -50 250 R 50 50 1 1 P I
X P4 4 -350 -150 250 R 50 50 1 1 P I
ENDDRAW
ENDDEF
#
# CONN_6
#
DEF CONN_6 P 0 30 Y N 1 F N
F0 "P" -50 0 60 V V C CNN
F1 "CONN_6" 50 0 60 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -100 300 100 -300 0 1 0 N
X 1 1 -350 250 250 R 60 60 1 1 P I
X 2 2 -350 150 250 R 60 60 1 1 P I
X 3 3 -350 50 250 R 60 60 1 1 P I
X 4 4 -350 -50 250 R 60 60 1 1 P I
X 5 5 -350 -150 250 R 60 60 1 1 P I
X 6 6 -350 -250 250 R 60 60 1 1 P I
ENDDRAW
ENDDEF
#
# CRYSTAL_SMD
#
DEF CRYSTAL_SMD X 0 40 Y N 1 F N
F0 "X" 0 90 30 H V C CNN
F1 "CRYSTAL_SMD" 30 -110 30 H V L CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0 -70 -70 70 -70 N
P 2 0 1 16 -70 50 -70 -50 N
P 2 0 1 16 70 50 70 -50 N
P 5 0 1 12 -40 40 40 40 40 -40 -40 -40 -40 40 f
X 1 1 -200 0 130 R 25 20 1 1 P
X 2 2 200 0 130 L 25 20 1 1 P
X case 3 0 -100 30 U 25 20 1 1 P
ENDDRAW
ENDDEF
#
# EFM32GG330
#
DEF EFM32GG330 U 0 40 Y Y 1 F N
F0 "U" 800 150 60 H V C CNN
F1 "EFM32GG330" 850 -3750 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S 300 100 1400 -3700 0 1 0 N
X VSS 0 1700 -3600 300 L 50 50 1 1 W
X PA0 1 0 0 300 R 50 50 1 1 B
X PA1 2 0 -100 300 R 50 50 1 1 B
X PA2 3 0 -200 300 R 50 50 1 1 B
X PA3 4 0 -300 300 R 50 50 1 1 B
X PA4 5 0 -400 300 R 50 50 1 1 B
X PA5 6 0 -500 300 R 50 50 1 1 B
X PA6 7 0 -600 300 R 50 50 1 1 B
X IOVDD_0 8 0 -3200 300 R 50 50 1 1 W
X PC0 9 0 -1900 300 R 50 50 1 1 B
X PC1 10 0 -2000 300 R 50 50 1 1 B
X RESETn 20 1700 -2700 300 L 50 50 1 1 I
X PD2 30 1700 -200 300 L 50 50 1 1 B
X DECOUPLE 40 1700 -3400 300 L 50 50 1 1 w
X PF1 50 1700 -2000 300 L 50 50 1 1 B
X PE12 60 1700 -1400 300 L 50 50 1 1 B
X PC2 11 0 -2100 300 R 50 50 1 1 B
X PB11 21 0 -1400 300 R 50 50 1 1 B
X PD3 31 1700 -300 300 L 50 50 1 1 B
X PC8 41 0 -2700 300 R 50 50 1 1 B
X PF2 51 1700 -2100 300 L 50 50 1 1 B
X PE13 61 1700 -1500 300 L 50 50 1 1 B
X PC3 12 0 -2200 300 R 50 50 1 1 B
X PB12 22 0 -1500 300 R 50 50 1 1 B
X PD4 32 1700 -400 300 L 50 50 1 1 B
X PC9 42 0 -2800 300 R 50 50 1 1 B
X USB_VBUS 52 1700 -3100 300 L 50 50 1 1 W
X PE14 62 1700 -1600 300 L 50 50 1 1 B
X PC4 13 0 -2300 300 R 50 50 1 1 B
X AVDD_1 23 0 -3600 300 R 50 50 1 1 W
X PD5 33 1700 -500 300 L 50 50 1 1 B
X PC10 43 0 -2900 300 R 50 50 1 1 B
X USB_ID 53 1700 -2500 300 L 50 50 1 1 B
X PE15 63 1700 -1700 300 L 50 50 1 1 B
X PC5 14 0 -2400 300 R 50 50 1 1 B
X PB13 24 0 -1600 300 R 50 50 1 1 B
X PD6 34 1700 -600 300 L 50 50 1 1 B
X PC11 44 0 -3000 300 R 50 50 1 1 B
X PF5 54 1700 -2200 300 L 50 50 1 1 B
X PA15 64 0 -1000 300 R 50 50 1 1 B
X PB7 15 0 -1200 300 R 50 50 1 1 B
X PB14 25 0 -1700 300 R 50 50 1 1 B
X PD7 35 1700 -700 300 L 50 50 1 1 B
X USB_VREGI 45 1700 -2900 300 L 50 50 1 1 W
X IOVDD_5 55 0 -3400 300 R 50 50 1 1 W
X PB8 16 0 -1300 300 R 50 50 1 1 B
X IOVDD_3 26 0 -3300 300 R 50 50 1 1 W
X PD8 36 1700 -800 300 L 50 50 1 1 B
X USB_REGO 46 1700 -3000 300 L 50 50 1 1 w
X PE8 56 1700 -1000 300 L 50 50 1 1 B
X PA8 17 0 -700 300 R 50 50 1 1 B
X AVDD_0 27 0 -3500 300 R 50 50 1 1 W
X PC6 37 0 -2500 300 R 50 50 1 1 B
X USB_DM 47 1700 -2300 300 L 50 50 1 1 B
X PE9 57 1700 -1100 300 L 50 50 1 1 B
X PA9 18 0 -800 300 R 50 50 1 1 B
X PD0 28 1700 0 300 L 50 50 1 1 B
X PC7 38 0 -2600 300 R 50 50 1 1 B
X USB_DP 48 1700 -2400 300 L 50 50 1 1 B
X PE10 58 1700 -1200 300 L 50 50 1 1 B
X PA10 19 0 -900 300 R 50 50 1 1 B
X PD1 29 1700 -100 300 L 50 50 1 1 B
X VDD_REG 39 1700 -3300 300 L 50 50 1 1 W
X PF0 49 1700 -1900 300 L 50 50 1 1 B
X PE11 59 1700 -1300 300 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# GND
#
DEF ~GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 0 30 H I C CNN
F1 "GND" 0 -70 30 H I C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 4 0 1 0 -50 0 0 -50 50 0 -50 0 N
X GND 1 0 0 0 U 30 30 1 1 W N
ENDDRAW
ENDDEF
#
# LED_STD
#
DEF LED_STD D 0 40 N N 1 F N
F0 "D" 0 75 39 H V C CNN
F1 "LED_STD" 0 -100 30 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0 -60 0 -25 0 N
P 2 0 1 0 -10 -35 5 -55 N
P 2 0 1 0 5 -25 20 -45 N
P 2 0 1 0 25 0 60 0 N
P 2 0 1 0 25 25 25 -25 N
P 3 0 1 0 10 -50 10 -60 0 -60 N
P 3 0 1 0 25 -40 25 -50 15 -50 N
P 4 0 1 0 -25 25 -25 -25 25 0 -25 25 N
X A 1 -100 0 40 R 50 50 1 1 P
X K 2 100 0 40 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# NCP1117ST50T3G
#
DEF NCP1117ST50T3G U 0 30 Y Y 1 F N
F0 "U" 0 250 40 H V C CNN
F1 "NCP1117ST50T3G" 0 200 40 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
ALIAS NCP1117ST12T3G NCP1117ST15T3G NCP1117ST18T3G NCP1117ST20T3G NCP1117ST25T3G NCP1117ST285T3G NCP1117ST33T3G
$FPLIST
SOT223
$ENDFPLIST
DRAW
S -250 -150 250 150 0 1 10 f
X GND 1 0 -250 100 U 40 40 1 1 W
X VO 2 400 50 150 L 40 40 1 1 w
X VI 3 -400 50 150 R 40 40 1 1 W
ENDDRAW
ENDDEF
#
# RES
#
DEF RES R 0 40 N N 1 F N
F0 "R" -30 60 39 H V C CNN
F1 "RES" 0 0 30 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -60 30 60 -30 0 0 0 N
X ~ 1 -100 0 40 R 50 50 1 1 P
X ~ 2 100 0 40 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# SW_PUSH
#
DEF SW_PUSH SW 0 40 N N 1 F N
F0 "SW" 150 110 50 H V C CNN
F1 "SW_PUSH" 0 -80 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -170 50 170 60 0 1 0 N
P 4 0 1 0 -40 60 -30 90 30 90 40 60 N
X 1 1 -300 0 200 R 60 60 0 1 P I
X 2 2 300 0 200 L 60 60 0 1 P I
ENDDRAW
ENDDEF
#
# VCC
#
DEF VCC #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 100 30 H I C CNN
F1 "VCC" 0 100 30 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
X VCC 1 0 0 0 U 20 20 0 0 W N
C 0 50 20 0 1 0 N
P 3 0 1 0 0 0 0 30 0 30 N
ENDDRAW
ENDDEF
#
#End Library
Cmp-Mod V01 Created by Cvpcb (2014-jan-25)-product date = wto, 3 cze 2014, 14:08:51
BeginCmp
TimeStamp = /537FCACE;
Reference = C1;
ValeurCmp = 18pF;
IdModule = Capacitors_SMD:c_0603;
EndCmp
BeginCmp
TimeStamp = /537FCB4C;
Reference = C2;
ValeurCmp = 18pF;
IdModule = Capacitors_SMD:c_0603;
EndCmp
BeginCmp
TimeStamp = /537DD458;
Reference = C3;
ValeurCmp = 10uF;
IdModule = Capacitors_SMD:c_2220;
EndCmp
BeginCmp
TimeStamp = /53830086;
Reference = C4;
ValeurCmp = 100nF;
IdModule = Capacitors_SMD:c_0603;
EndCmp
BeginCmp
TimeStamp = /537DCC98;
Reference = C5;
ValeurCmp = 100nF;
IdModule = Capacitors_SMD:c_0603;
EndCmp
BeginCmp
TimeStamp = /537DCC6D;
Reference = C6;
ValeurCmp = 100nF;
IdModule = Capacitors_SMD:c_0603;
EndCmp
BeginCmp
TimeStamp = /537DCC3D;
Reference = C7;
ValeurCmp = 100nF;
IdModule = Capacitors_SMD:c_0603;
EndCmp
BeginCmp
TimeStamp = /537DCC14;
Reference = C8;
ValeurCmp = 100nF;
IdModule = Capacitors_SMD:c_0603;
EndCmp
BeginCmp
TimeStamp = /537DCB28;
Reference = C9;
ValeurCmp = 100nF;
IdModule = Capacitors_SMD:c_0603;
EndCmp
BeginCmp
TimeStamp = /538300B7;
Reference = C10;
ValeurCmp = 100nF;
IdModule = Capacitors_SMD:c_0603;
EndCmp
BeginCmp
TimeStamp = /538300E8;
Reference = C11;
ValeurCmp = 100nF;
IdModule = Capacitors_SMD:c_0603;
EndCmp
BeginCmp
TimeStamp = /537DCCC0;
Reference = C12;
ValeurCmp = 1uF;
IdModule = Capacitors_SMD:c_0603;
EndCmp
BeginCmp
TimeStamp = /537DCD31;
Reference = C13;
ValeurCmp = 100nF;
IdModule = Capacitors_SMD:c_0603;
EndCmp
BeginCmp
TimeStamp = /537D2590;
Reference = C14;
ValeurCmp = 4.7uF;
IdModule = Capacitors_SMD:c_0603;
EndCmp
BeginCmp
TimeStamp = /537D25C8;
Reference = C15;
ValeurCmp = 1uF;
IdModule = Capacitors_SMD:c_0603;
EndCmp
BeginCmp
TimeStamp = /538C8EA6;
Reference = C16;
ValeurCmp = 100nF;
IdModule = Capacitors_SMD:c_0603;
EndCmp
BeginCmp
TimeStamp = /538C9E1B;
Reference = C17;
ValeurCmp = 4.7uF;
IdModule = Capacitors_SMD:c_0603;
EndCmp
BeginCmp
TimeStamp = /538C9FD4;
Reference = C18;
ValeurCmp = 4.7uF;
IdModule = Capacitors_SMD:c_0603;
EndCmp
BeginCmp
TimeStamp = /5383CA02;
Reference = D1;
ValeurCmp = LED_STD;
IdModule = freewatch:d_0603;
EndCmp
BeginCmp
TimeStamp = /5383CB1F;
Reference = D2;
ValeurCmp = LED_STD;
IdModule = freewatch:d_0603;
EndCmp
BeginCmp
TimeStamp = /5383CB69;
Reference = D3;
ValeurCmp = LED_STD;
IdModule = freewatch:d_0603;
EndCmp
BeginCmp
TimeStamp = /5383CBB0;
Reference = D4;
ValeurCmp = LED_STD;
IdModule = freewatch:d_0603;
EndCmp
BeginCmp
TimeStamp = /538CB756;
Reference = P1;
ValeurCmp = CONN_4;
IdModule = Pin_Headers:Pin_Header_Straight_1x04;
EndCmp
BeginCmp
TimeStamp = /538CAF1C;
Reference = P2;
ValeurCmp = CONN_4;
IdModule = Pin_Headers:Pin_Header_Straight_1x04;
EndCmp
BeginCmp
TimeStamp = /5382C001;
Reference = P3;
ValeurCmp = CONN_6;
IdModule = Pin_Headers:Pin_Header_Straight_1x06;
EndCmp
BeginCmp
TimeStamp = /53830093;
Reference = R1;
ValeurCmp = 100k;
IdModule = freewatch:r_0603;
EndCmp
BeginCmp
TimeStamp = /538300C4;
Reference = R2;
ValeurCmp = 100k;
IdModule = freewatch:r_0603;
EndCmp
BeginCmp
TimeStamp = /538300F5;
Reference = R3;
ValeurCmp = 100k;
IdModule = freewatch:r_0603;
EndCmp
BeginCmp
TimeStamp = /53830126;
Reference = R4;
ValeurCmp = 100k;
IdModule = freewatch:r_0603;
EndCmp
BeginCmp
TimeStamp = /5383BD39;
Reference = R5;
ValeurCmp = 100k;
IdModule = freewatch:r_0603;
EndCmp
BeginCmp
TimeStamp = /5383BE91;
Reference = R6;
ValeurCmp = 100k;
IdModule = freewatch:r_0603;
EndCmp
BeginCmp
TimeStamp = /5383BECD;
Reference = R7;
ValeurCmp = 100k;
IdModule = freewatch:r_0603;
EndCmp
BeginCmp
TimeStamp = /5383BF0A;
Reference = R8;
ValeurCmp = 100k;
IdModule = freewatch:r_0603;
EndCmp
BeginCmp
TimeStamp = /5383007F;
Reference = SW1;
ValeurCmp = SW_PUSH;
IdModule = Discret:SW_PUSH_SMALL;
EndCmp
BeginCmp
TimeStamp = /538300B0;
Reference = SW2;
ValeurCmp = SW_PUSH;
IdModule = Discret:SW_PUSH_SMALL;
EndCmp
BeginCmp
TimeStamp = /538300E1;
Reference = SW3;
ValeurCmp = SW_PUSH;
IdModule = Discret:SW_PUSH_SMALL;
EndCmp
BeginCmp
TimeStamp = /53830112;
Reference = SW4;
ValeurCmp = SW_PUSH;
IdModule = Discret:SW_PUSH_SMALL;
EndCmp
BeginCmp
TimeStamp = /537A82FC;
Reference = U1;
ValeurCmp = EFM32GG330;
IdModule = freewatch:QFN64;
EndCmp
BeginCmp
TimeStamp = /538C99D2;
Reference = U2;
ValeurCmp = NCP1117ST33T3G;
IdModule = SMD_Packages:SOT223;
EndCmp
BeginCmp
TimeStamp = /537FC26F;
Reference = X1;
ValeurCmp = CRYSTAL_SMD;
IdModule = freewatch:AB26TRB;
EndCmp
EndListe
This source diff could not be displayed because it is too large. You can view the blob instead.
This diff is collapsed.
update=pon, 2 cze 2014, 14:43:42
last_client=eeschema
[eeschema]
version=1
PageLayoutDescrFile=
SubpartIdSeparator=0
SubpartFirstId=65
LibDir=/home/twl/Kicad-dev/kicad-library/library;../kicad-sch-lib
NetFmtName=
RptD_X=0
RptD_Y=100
RptLab=1
LabSize=60
[eeschema/libraries]
LibName1=/home/twl/Kicad-dev/kicad-library/library/74xgxx
LibName2=/home/twl/Kicad-dev/kicad-library/library/74xx
LibName3=/home/twl/Kicad-dev/kicad-library/library/ac-dc
LibName4=/home/twl/Kicad-dev/kicad-library/library/actel
LibName5=/home/twl/Kicad-dev/kicad-library/library/adc-dac
LibName6=/home/twl/Kicad-dev/kicad-library/library/analog_switches
LibName7=/home/twl/Kicad-dev/kicad-library/library/atmel
LibName8=/home/twl/Kicad-dev/kicad-library/library/audio
LibName9=/home/twl/Kicad-dev/kicad-library/library/brooktre
LibName10=/home/twl/Kicad-dev/kicad-library/library/cmos4000
LibName11=/home/twl/Kicad-dev/kicad-library/library/cmos_ieee
LibName12=/home/twl/Kicad-dev/kicad-library/library/conn
LibName13=/home/twl/Kicad-dev/kicad-library/library/contrib
LibName14=/home/twl/Kicad-dev/kicad-library/library/cypress
LibName15=/home/twl/Kicad-dev/kicad-library/library/dc-dc
LibName16=/home/twl/Kicad-dev/kicad-library/library/device
LibName17=/home/twl/Kicad-dev/kicad-library/library/digital-audio
LibName18=/home/twl/Kicad-dev/kicad-library/library/display
LibName19=/home/twl/Kicad-dev/kicad-library/library/dsp
LibName20=/home/twl/Kicad-dev/kicad-library/library/elec-unifil
LibName21=/home/twl/Kicad-dev/kicad-library/library/ftdi
LibName22=/home/twl/Kicad-dev/kicad-library/library/gennum
LibName23=/home/twl/Kicad-dev/kicad-library/library/graphic
LibName24=/home/twl/Kicad-dev/kicad-library/library/hc11
LibName25=/home/twl/Kicad-dev/kicad-library/library/intel
LibName26=/home/twl/Kicad-dev/kicad-library/library/interface
LibName27=/home/twl/Kicad-dev/kicad-library/library/linear
LibName28=/home/twl/Kicad-dev/kicad-library/library/logo
LibName29=/home/twl/Kicad-dev/kicad-library/library/memory
LibName30=/home/twl/Kicad-dev/kicad-library/library/microchip
LibName31=/home/twl/Kicad-dev/kicad-library/library/microchip1
LibName32=/home/twl/Kicad-dev/kicad-library/library/microchip_pic10mcu
LibName33=/home/twl/Kicad-dev/kicad-library/library/microchip_pic12mcu
LibName34=/home/twl/Kicad-dev/kicad-library/library/microchip_pic16mcu
LibName35=/home/twl/Kicad-dev/kicad-library/library/microchip_pic18mcu
LibName36=/home/twl/Kicad-dev/kicad-library/library/microcontrollers
LibName37=/home/twl/Kicad-dev/kicad-library/library/motorola
LibName38=/home/twl/Kicad-dev/kicad-library/library/msp430
LibName39=/home/twl/Kicad-dev/kicad-library/library/nxp_armmcu
LibName40=/home/twl/Kicad-dev/kicad-library/library/opto
LibName41=/home/twl/Kicad-dev/kicad-library/library/philips
LibName42=/home/twl/Kicad-dev/kicad-library/library/power
LibName43=/home/twl/Kicad-dev/kicad-library/library/powerint
LibName44=/home/twl/Kicad-dev/kicad-library/library/references
LibName45=/home/twl/Kicad-dev/kicad-library/library/regul
LibName46=/home/twl/Kicad-dev/kicad-library/library/relays
LibName47=/home/twl/Kicad-dev/kicad-library/library/rfcom
LibName48=/home/twl/Kicad-dev/kicad-library/library/sensors
LibName49=/home/twl/Kicad-dev/kicad-library/library/siliconi
LibName50=/home/twl/Kicad-dev/kicad-library/library/special
LibName51=/home/twl/Kicad-dev/kicad-library/library/stm8
LibName52=/home/twl/Kicad-dev/kicad-library/library/stm32
LibName53=/home/twl/Kicad-dev/kicad-library/library/supertex
LibName54=/home/twl/Kicad-dev/kicad-library/library/texas
LibName55=/home/twl/Kicad-dev/kicad-library/library/transf
LibName56=/home/twl/Kicad-dev/kicad-library/library/transistors
LibName57=/home/twl/Kicad-dev/kicad-library/library/ttl_ieee
LibName58=/home/twl/Kicad-dev/kicad-library/library/valves
LibName59=/home/twl/Kicad-dev/kicad-library/library/video
LibName60=/home/twl/Kicad-dev/kicad-library/library/xilinx
LibName61=freewatch
This diff is collapsed.
/* ----------------------------------------------------------------------
* Copyright (C) 2010-2013 ARM Limited. All rights reserved.
*
* $Date: 17. January 2013
* $Revision: V1.4.1
*
* Project: CMSIS DSP Library
* Title: arm_common_tables.h
*
* Description: This file has extern declaration for common tables like Bitreverse, reciprocal etc which are used across different functions
*
* Target Processor: Cortex-M4/Cortex-M3
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* - Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* - Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in
* the documentation and/or other materials provided with the
* distribution.
* - Neither the name of ARM LIMITED nor the names of its contributors
* may be used to endorse or promote products derived from this
* software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
* -------------------------------------------------------------------- */
#ifndef _ARM_COMMON_TABLES_H
#define _ARM_COMMON_TABLES_H
#include "arm_math.h"
extern const uint16_t armBitRevTable[1024];
extern const q15_t armRecipTableQ15[64];
extern const q31_t armRecipTableQ31[64];
extern const q31_t realCoefAQ31[1024];
extern const q31_t realCoefBQ31[1024];
extern const float32_t twiddleCoef_16[32];
extern const float32_t twiddleCoef_32[64];
extern const float32_t twiddleCoef_64[128];
extern const float32_t twiddleCoef_128[256];
extern const float32_t twiddleCoef_256[512];
extern const float32_t twiddleCoef_512[1024];
extern const float32_t twiddleCoef_1024[2048];
extern const float32_t twiddleCoef_2048[4096];
extern const float32_t twiddleCoef_4096[8192];
#define twiddleCoef twiddleCoef_4096
extern const q31_t twiddleCoefQ31[6144];
extern const q15_t twiddleCoefQ15[6144];
extern const float32_t twiddleCoef_rfft_32[32];
extern const float32_t twiddleCoef_rfft_64[64];
extern const float32_t twiddleCoef_rfft_128[128];
extern const float32_t twiddleCoef_rfft_256[256];
extern const float32_t twiddleCoef_rfft_512[512];
extern const float32_t twiddleCoef_rfft_1024[1024];
extern const float32_t twiddleCoef_rfft_2048[2048];
extern const float32_t twiddleCoef_rfft_4096[4096];
#define ARMBITREVINDEXTABLE__16_TABLE_LENGTH ((uint16_t)20 )
#define ARMBITREVINDEXTABLE__32_TABLE_LENGTH ((uint16_t)48 )
#define ARMBITREVINDEXTABLE__64_TABLE_LENGTH ((uint16_t)56 )
#define ARMBITREVINDEXTABLE_128_TABLE_LENGTH ((uint16_t)208 )
#define ARMBITREVINDEXTABLE_256_TABLE_LENGTH ((uint16_t)440 )
#define ARMBITREVINDEXTABLE_512_TABLE_LENGTH ((uint16_t)448 )
#define ARMBITREVINDEXTABLE1024_TABLE_LENGTH ((uint16_t)1800)
#define ARMBITREVINDEXTABLE2048_TABLE_LENGTH ((uint16_t)3808)
#define ARMBITREVINDEXTABLE4096_TABLE_LENGTH ((uint16_t)4032)
extern const uint16_t armBitRevIndexTable16[ARMBITREVINDEXTABLE__16_TABLE_LENGTH];
extern const uint16_t armBitRevIndexTable32[ARMBITREVINDEXTABLE__32_TABLE_LENGTH];
extern const uint16_t armBitRevIndexTable64[ARMBITREVINDEXTABLE__64_TABLE_LENGTH];
extern const uint16_t armBitRevIndexTable128[ARMBITREVINDEXTABLE_128_TABLE_LENGTH];
extern const uint16_t armBitRevIndexTable256[ARMBITREVINDEXTABLE_256_TABLE_LENGTH];
extern const uint16_t armBitRevIndexTable512[ARMBITREVINDEXTABLE_512_TABLE_LENGTH];
extern const uint16_t armBitRevIndexTable1024[ARMBITREVINDEXTABLE1024_TABLE_LENGTH];
extern const uint16_t armBitRevIndexTable2048[ARMBITREVINDEXTABLE2048_TABLE_LENGTH];
extern const uint16_t armBitRevIndexTable4096[ARMBITREVINDEXTABLE4096_TABLE_LENGTH];
#endif /* ARM_COMMON_TABLES_H */
/* ----------------------------------------------------------------------
* Copyright (C) 2010-2013 ARM Limited. All rights reserved.
*
* $Date: 17. January 2013
* $Revision: V1.4.1
*
* Project: CMSIS DSP Library
* Title: arm_const_structs.h
*
* Description: This file has constant structs that are initialized for
* user convenience. For example, some can be given as
* arguments to the arm_cfft_f32() function.
*
* Target Processor: Cortex-M4/Cortex-M3
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* - Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* - Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in
* the documentation and/or other materials provided with the
* distribution.
* - Neither the name of ARM LIMITED nor the names of its contributors
* may be used to endorse or promote products derived from this
* software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
* -------------------------------------------------------------------- */
#ifndef _ARM_CONST_STRUCTS_H
#define _ARM_CONST_STRUCTS_H
#include "arm_math.h"
#include "arm_common_tables.h"
const arm_cfft_instance_f32 arm_cfft_sR_f32_len16 = {
16, twiddleCoef_16, armBitRevIndexTable16, ARMBITREVINDEXTABLE__16_TABLE_LENGTH
};
const arm_cfft_instance_f32 arm_cfft_sR_f32_len32 = {
32, twiddleCoef_32, armBitRevIndexTable32, ARMBITREVINDEXTABLE__32_TABLE_LENGTH
};
const arm_cfft_instance_f32 arm_cfft_sR_f32_len64 = {
64, twiddleCoef_64, armBitRevIndexTable64, ARMBITREVINDEXTABLE__64_TABLE_LENGTH
};
const arm_cfft_instance_f32 arm_cfft_sR_f32_len128 = {
128, twiddleCoef_128, armBitRevIndexTable128, ARMBITREVINDEXTABLE_128_TABLE_LENGTH
};
const arm_cfft_instance_f32 arm_cfft_sR_f32_len256 = {
256, twiddleCoef_256, armBitRevIndexTable256, ARMBITREVINDEXTABLE_256_TABLE_LENGTH
};
const arm_cfft_instance_f32 arm_cfft_sR_f32_len512 = {
512, twiddleCoef_512, armBitRevIndexTable512, ARMBITREVINDEXTABLE_512_TABLE_LENGTH
};
const arm_cfft_instance_f32 arm_cfft_sR_f32_len1024 = {
1024, twiddleCoef_1024, armBitRevIndexTable1024, ARMBITREVINDEXTABLE1024_TABLE_LENGTH
};
const arm_cfft_instance_f32 arm_cfft_sR_f32_len2048 = {
2048, twiddleCoef_2048, armBitRevIndexTable2048, ARMBITREVINDEXTABLE2048_TABLE_LENGTH
};
const arm_cfft_instance_f32 arm_cfft_sR_f32_len4096 = {
4096, twiddleCoef_4096, armBitRevIndexTable4096, ARMBITREVINDEXTABLE4096_TABLE_LENGTH
};
#endif
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment