Skip to content
GitLab
Explore
Sign in
Projects
FPGA and ARM SoC FMC Carrier FASEC
Repository
fasec
..
system_design_fasec_hwtest_0_0
system_design_fasec_hwtest_0_0_sim_ne...
Find file
Blame
History
Permalink
after synthesis
· 96664c9d
Pieter Van Trappen
authored
Oct 11, 2017
96664c9d
system_design_fasec_hwtest_0_0_sim_netlist.vhdl
3.27 MiB