

FMC ADC mezzanine  
(hardware board)

FMC ADC mezzanine  
(hdl module)

256MB DDR3 memory

Memory controller

WB  
slave

WB  
slave

ADC  
core

WB  
master

Acq. end  
Trigger

Acq. start  
Acq. stop  
Acq. end  
Trigger

Time-tagging  
core

WB  
slave

Interrupt  
controller

WB  
slave

DMA done  
DMA error

DMA  
controller

WB  
master

WB  
slave

GN4124  
core

WB  
master

IRQ

Wishbone  
crossbar

SDB  
records

WB  
slave

Wishbone  
crossbar

SDB  
records

WB  
slave

SPI  
master

WB  
slave

I2C  
master

WB  
slave

1-wire  
master

WB  
slave

I2C  
master

WB  
slave

Carrier  
CSR

WB  
slave

1-wire  
master

WB  
slave

- LEDs (carrier)  
- PLL, DDR, status

- Thermometer  
Unique ID  
(carrier)

- ADC datapath  
- Analogue  
front-end

- DC offset DAC  
- ADC control

- Clock control  
(Si570)

- Thermometer  
Unique ID  
(mezzanine)

- EEPROM