hdl: Fix bug in saturation block, add registers to improve timing.
- fixed and variable saturation blocks merged into one. - registers added before the crossbar in the fmc-adc mezzanine component. - acq_config_ok signal is now registered.
Showing
Please
register
or
sign in
to comment