hdl: overhaul of WB interconnect
- switch to pipelined - replace xwb_register_link with new xwb_register - enable pipelined mode for SDB ROM
Showing
ddr3-sp6-core @ 33b31655
general-cores @ 8706ae25
vme64x-core @ a31b46e3
wr-cores @ 8ed042d8
Please
register
or
sign in
to comment