Skip to content

F
FMC ADC 100M 14b 4cha - Gateware
Commit ba9e347f authored by Matthieu Cattin's avatar Matthieu Cattin
Browse files
Options

syn: Synthesis with meta-info

parent db95bb6e
Hide whitespace changes
Inline Side-by-side
Showing with 68 additions and 68 deletions
hdl/spec/syn/spec_top_fmc_adc_100Ms.par
View file @ ba9e347f
Release 13.3 par O.76xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc. All rights reserved.
pcbe15575:: Thu Mar 07 12:40:49 2013
pcbe15575:: Thu Mar 07 18:50:59 2013
par -w -intstyle ise -ol high -mt off spec_top_fmc_adc_100Ms_map.ncd
spec_top_fmc_adc_100Ms.ncd spec_top_fmc_adc_100Ms.pcf
......@@ -125,25 +125,25 @@ Phase 1 : 45135 unrouted; REAL time: 19 secs
Phase 2 : 34792 unrouted; REAL time: 24 secs
Phase 3 : 14548 unrouted; REAL time: 52 secs
Phase 3 : 14548 unrouted; REAL time: 51 secs
Phase 4 : 14581 unrouted; (Setup:0, Hold:1455, Component Switching Limit:0) REAL time: 56 secs
Updating file: spec_top_fmc_adc_100Ms.ncd with current fully routed design.
Phase 5 : 0 unrouted; (Setup:0, Hold:1455, Component Switching Limit:0) REAL time: 1 mins 40 secs
Phase 5 : 0 unrouted; (Setup:0, Hold:1455, Component Switching Limit:0) REAL time: 1 mins 38 secs
Phase 6 : 0 unrouted; (Setup:0, Hold:1455, Component Switching Limit:0) REAL time: 1 mins 40 secs
Phase 6 : 0 unrouted; (Setup:0, Hold:1455, Component Switching Limit:0) REAL time: 1 mins 38 secs
Phase 7 : 0 unrouted; (Setup:0, Hold:1455, Component Switching Limit:0) REAL time: 1 mins 40 secs
Phase 7 : 0 unrouted; (Setup:0, Hold:1455, Component Switching Limit:0) REAL time: 1 mins 38 secs
Phase 8 : 0 unrouted; (Setup:0, Hold:1455, Component Switching Limit:0) REAL time: 1 mins 40 secs
Phase 8 : 0 unrouted; (Setup:0, Hold:1455, Component Switching Limit:0) REAL time: 1 mins 38 secs
Phase 9 : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0) REAL time: 1 mins 40 secs
Phase 9 : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0) REAL time: 1 mins 39 secs
Phase 10 : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0) REAL time: 1 mins 43 secs
Total REAL time to Router completion: 1 mins 43 secs
Total CPU time to Router completion: 1 mins 43 secs
Phase 10 : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0) REAL time: 1 mins 42 secs
Total REAL time to Router completion: 1 mins 42 secs
Total CPU time to Router completion: 1 mins 42 secs
Partition Implementation Status
-------------------------------
......@@ -482,8 +482,8 @@ All signals are completely routed.
WARNING:Par:283 - There are 6 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.
Total REAL time to PAR completion: 1 mins 46 secs
Total CPU time to PAR completion: 1 mins 47 secs
Total REAL time to PAR completion: 1 mins 45 secs
Total CPU time to PAR completion: 1 mins 45 secs
Peak Memory Usage: 347 MB
......
hdl/spec/syn/spec_top_fmc_adc_100Ms.syr
View file @ ba9e347f
......@@ -823,7 +823,7 @@ Parsing architecture <rtl> of entity <pulse_synchronizer>.
WARNING:HDLCompiler:746 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/ip_cores/general-cores/modules/genrams/genram_pkg.vhd" Line 50: Range is empty (null range)
Elaborating entity <spec_top_fmc_adc_100Ms> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" Line 638: Assignment to sys_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" Line 648: Assignment to sys_rst ignored, since the identifier is never used
Elaborating entity <gn4124_core> (architecture <rtl>) from library <work>.
......@@ -982,7 +982,7 @@ Elaborating entity <xwb_sdb_crossbar> (architecture <rtl>) with generics from li
Elaborating entity <sdb_rom> (architecture <rtl>) with generics from library <work>.
Note: "SDB device records: 10"
Note: "SDB meta-information records: 0"
Note: "SDB meta-information records: 3"
Elaborating entity <xwb_crossbar> (architecture <rtl>) with generics from library <work>.
Note: "Mapping slave #0[0x1000/0x1fc0]"
......@@ -1252,42 +1252,42 @@ Synthesizing Unit <spec_top_fmc_adc_100Ms>.
g_SIMULATION = "FALSE"
g_CALIB_SOFT_IP = "TRUE"
WARNING:Xst:647 - Input <aux_buttons_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 727: Output port <slave_o[0]_err> of the instance <cmp_sdb_crossbar> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 727: Output port <slave_o[0]_rty> of the instance <cmp_sdb_crossbar> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 727: Output port <slave_o[0]_int> of the instance <cmp_sdb_crossbar> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 754: Output port <desc_o> of the instance <cmp_carrier_onewire> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 754: Output port <owr_pwren_o> of the instance <cmp_carrier_onewire> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 785: Output port <carrier_csr_ctrl_reserved_o> of the instance <cmp_carrier_csr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 785: Output port <carrier_csr_ctrl_dac_clr_n_o> of the instance <cmp_carrier_csr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 930: Output port <desc_o> of the instance <cmp_fmc_sys_i2c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 963: Output port <desc_o> of the instance <cmp_fmc_spi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1007: Output port <desc_o> of the instance <cmp_fmc_i2c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1103: Output port <desc_o> of the instance <cmp_fmc_onewire> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1103: Output port <owr_pwren_o> of the instance <cmp_fmc_onewire> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1131: Output port <wb0_data_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1131: Output port <p0_rd_count_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1131: Output port <p0_wr_count_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1131: Output port <p1_rd_count_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1131: Output port <p1_wr_count_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1131: Output port <p0_cmd_empty_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1131: Output port <p0_cmd_full_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1131: Output port <p0_rd_full_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1131: Output port <p0_rd_empty_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1131: Output port <p0_rd_overflow_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1131: Output port <p0_rd_error_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1131: Output port <p0_wr_full_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1131: Output port <p0_wr_underrun_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1131: Output port <p0_wr_error_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1131: Output port <p1_cmd_empty_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1131: Output port <p1_cmd_full_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1131: Output port <p1_rd_full_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1131: Output port <p1_rd_empty_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1131: Output port <p1_rd_overflow_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1131: Output port <p1_rd_error_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1131: Output port <p1_wr_full_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1131: Output port <p1_wr_empty_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1131: Output port <p1_wr_underrun_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1131: Output port <p1_wr_error_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 737: Output port <slave_o[0]_err> of the instance <cmp_sdb_crossbar> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 737: Output port <slave_o[0]_rty> of the instance <cmp_sdb_crossbar> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 737: Output port <slave_o[0]_int> of the instance <cmp_sdb_crossbar> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 765: Output port <desc_o> of the instance <cmp_carrier_onewire> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 765: Output port <owr_pwren_o> of the instance <cmp_carrier_onewire> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 796: Output port <carrier_csr_ctrl_reserved_o> of the instance <cmp_carrier_csr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 796: Output port <carrier_csr_ctrl_dac_clr_n_o> of the instance <cmp_carrier_csr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 941: Output port <desc_o> of the instance <cmp_fmc_sys_i2c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 974: Output port <desc_o> of the instance <cmp_fmc_spi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1018: Output port <desc_o> of the instance <cmp_fmc_i2c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1114: Output port <desc_o> of the instance <cmp_fmc_onewire> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1114: Output port <owr_pwren_o> of the instance <cmp_fmc_onewire> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1142: Output port <wb0_data_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1142: Output port <p0_rd_count_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1142: Output port <p0_wr_count_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1142: Output port <p1_rd_count_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1142: Output port <p1_wr_count_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1142: Output port <p0_cmd_empty_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1142: Output port <p0_cmd_full_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1142: Output port <p0_rd_full_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1142: Output port <p0_rd_empty_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1142: Output port <p0_rd_overflow_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1142: Output port <p0_rd_error_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1142: Output port <p0_wr_full_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1142: Output port <p0_wr_underrun_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1142: Output port <p0_wr_error_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1142: Output port <p1_cmd_empty_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1142: Output port <p1_cmd_full_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1142: Output port <p1_rd_full_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1142: Output port <p1_rd_empty_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1142: Output port <p1_rd_overflow_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1142: Output port <p1_rd_error_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1142: Output port <p1_wr_full_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1142: Output port <p1_wr_empty_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1142: Output port <p1_wr_underrun_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd" line 1142: Output port <p1_wr_error_o> of the instance <cmp_ddr_ctrl> is unconnected or connected to loadless signal.
Found 1-bit register for signal <acq_end>.
Found 4-bit register for signal <spi_din_t>.
Found 27-bit register for signal <led_cnt>.
......@@ -1295,12 +1295,12 @@ INFO:Xst:3210 - "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/s
Found 4-bit register for signal <aux_leds_o>.
Found 1-bit register for signal <ddr_wr_fifo_empty_d>.
Found 27-bit adder for signal <led_cnt[26]_GND_12_o_add_7_OUT> created at line 1241.
Found 1-bit tristate buffer for signal <carrier_one_wire_b> created at line 775
Found 1-bit tristate buffer for signal <sys_scl_b> created at line 952
Found 1-bit tristate buffer for signal <sys_sda_b> created at line 955
Found 1-bit tristate buffer for signal <si570_scl_b> created at line 1029
Found 1-bit tristate buffer for signal <si570_sda_b> created at line 1032
Found 1-bit tristate buffer for signal <mezz_one_wire_b> created at line 1124
Found 1-bit tristate buffer for signal <carrier_one_wire_b> created at line 786
Found 1-bit tristate buffer for signal <sys_scl_b> created at line 963
Found 1-bit tristate buffer for signal <sys_sda_b> created at line 966
Found 1-bit tristate buffer for signal <si570_scl_b> created at line 1040
Found 1-bit tristate buffer for signal <si570_sda_b> created at line 1043
Found 1-bit tristate buffer for signal <mezz_one_wire_b> created at line 1135
Summary:
inferred 1 Adder/Subtractor(s).
inferred 38 D-type flip-flop(s).
......@@ -3735,7 +3735,7 @@ Synthesizing Unit <xwb_sdb_crossbar>.
g_num_slaves = 10
g_registered = true
g_wraparound = true
g_use_info = false
g_use_info = true
g_layout =
("00000000000000000000000100000001000000000000000000000000000001000000000000000000000000000000000000000000000000000001101000000000000000000000000000000000000000000000000000000000000110100000011100000000000000000000000000000000000000000000000011001110010000100000000000000000000001100000001000000000000000000000000000000001001000000001001000010001000101100101011101000010001011010100111101101110011001010111011101101001011100100110010100101110010000110110111101101110011101000111001001101111011011000010000000000001","000000000000000000000001000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000011001000000000000000000000000000000000000000000000000000000000001100101111111000000000000000000000000000000000000000000000000110011100100001000000000000000000000011000001000000000000000000000000000000000010010000000010010000100010001011001010111010000100010110101000110010011010100001100101101010000010100010001000011001011010100001101101111011100100110010100100000001000000010000000100000000
00001","00000000000000000000000100000001000000000000000000000000000001000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000110000001111100000000000000000000000000000000000000000000000011001110010000100000000000000000000001100000011000000000000000000000000000000001001000000001001000010001000101100101011101000010001011010100100100110010010000110010111001000011011011110110111001110100011100100110111101101100001000000010000000100000001000000010000000000001","000000000000000000000001000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000010111000000000000000000000000000000000000000000000000000000000001011100011111000000000000000000000000000000000000000000000000110011100100001000000000000000000000011000000111000000000000000000000000000000010010000000010010000100010001011001010111010000100010110101010011010100000100100100101110010000110110111101101110011101000111001001101111011011000010000000100000001000000010000000100
......@@ -3744,8 +3744,8 @@ Synthesizing Unit <xwb_sdb_crossbar>.
01000000010000000000001","00000000000000000000000100000001000000000000000000000000000001000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000000100100000011100000000000000000000000000000000000000000000000011001110010000100000000000000000000001100000001000000000000000000000000000000001001000000001001000010001000101100101011101000010001011010100111101101110011001010111011101101001011100100110010100101110010000110110111101101110011101000111001001101111011011000010000000000001","000000000000000000000001000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000111111000000000000000000000000000000000000000000000000110011100100001000000000000000000000011000000001000000000000000000000000000000010010000000010010000100010001011001010111010000100010110101000100010011010100000100101110010000110110111101101110011101000111001001101111011011000010000000100000001
00000001000000010000000000001")
g_info =
("01110011011100000110010101100011010111110111010001101111011100000101111101100110011011010110001101011111011000010110010001100011101010011110111001011001011001111011011001100001000001010000100111111111000011101001101011111000101111010011100010110000010100010100100101010011010001010010000000100000001000000010000000100000000000000000000000000001001100110010000000010011000000110000011101101101011000110110000101110100011101000110100101101110001000000010000000100000001000000010000000100000001000000010000010000010","011001110110100101110100001110100010111100101111011011110110100001110111011100100010111001101111011100100110011100101111011001100110110101100011001011010111000001110010011011110110101001100101011000110111010001110011001011110110011001101101011000110010110101100001011001000110001100101101001100010011000000110000011011010011000100110100011000100011010001100011011010000110000100101110011001110110100101110100001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000100
00001")
("00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001110010000101100010110111110000001000101111000000000000000010000000000000000001000000001001100000011000001110110011001101101011000110010110101100001011001000110001100101101001100010011000000110000011011010011000100110100011000100011010001100011011010000110000110000000","011100110111000001100101011000110101111101110100011011110111000001011111011001100110110101100011010111110110000101100100011000111010100111101110010110010110011110110110011000010000010100001001111111110000111010011010111110001011110100111000101100000101000101001001010100110100010100100000001000000010000000100000001000000000000000000000000000010011001100100000000100110000001100000111011011010110001101100001011101000111010001101001011011100010000000100000001000000010000000100000001000000010000000100000100
00010","01100111011010010111010000111010001011110010111101101111011010000111011101110010001011100110111101110010011001110010111101100110011011010110001100101101011100000111001001101111011010100110010101100011011101000111001100101111011001100110110101100011001011010110000101100100011000110010110100110001001100000011000001101101001100010011010001100010001101000110001101101000011000010010111001100111011010010111010000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000010000001")
g_sdb_addr = "00000000000000000000000000000000"
Summary:
no macro.
......@@ -3753,7 +3753,7 @@ Unit <xwb_sdb_crossbar> synthesized.
Synthesizing Unit <sdb_rom>.
Related source file is "/home/mcattin/projects/svn_to_git/fmc-adc-100m14b4cha_git/hdl/spec/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd".
g_use_info = false
g_use_info = true
g_layout =
("00000000000000000000000100000001000000000000000000000000000001000000000000000000000000000000000000000000000000000001101000000000000000000000000000000000000000000000000000000000000110100000011100000000000000000000000000000000000000000000000011001110010000100000000000000000000001100000001000000000000000000000000000000001001000000001001000010001000101100101011101000010001011010100111101101110011001010111011101101001011100100110010100101110010000110110111101101110011101000111001001101111011011000010000000000001","000000000000000000000001000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000011001000000000000000000000000000000000000000000000000000000000001100101111111000000000000000000000000000000000000000000000000110011100100001000000000000000000000011000001000000000000000000000000000000000010010000000010010000100010001011001010111010000100010110101000110010011010100001100101101010000010100010001000011001011010100001101101111011100100110010100100000001000000010000000100000000
00001","00000000000000000000000100000001000000000000000000000000000001000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000110000001111100000000000000000000000000000000000000000000000011001110010000100000000000000000000001100000011000000000000000000000000000000001001000000001001000010001000101100101011101000010001011010100100100110010010000110010111001000011011011110110111001110100011100100110111101101100001000000010000000100000001000000010000000000001","000000000000000000000001000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000010111000000000000000000000000000000000000000000000000000000000001011100011111000000000000000000000000000000000000000000000000110011100100001000000000000000000000011000000111000000000000000000000000000000010010000000010010000100010001011001010111010000100010110101010011010100000100100100101110010000110110111101101110011101000111001001101111011011000010000000100000001000000010000000100
......@@ -3762,8 +3762,8 @@ Synthesizing Unit <sdb_rom>.
01000000010000000000001","00000000000000000000000100000001000000000000000000000000000001000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000000100100000011100000000000000000000000000000000000000000000000011001110010000100000000000000000000001100000001000000000000000000000000000000001001000000001001000010001000101100101011101000010001011010100111101101110011001010111011101101001011100100110010100101110010000110110111101101110011101000111001001101111011011000010000000000001","000000000000000000000001000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000111111000000000000000000000000000000000000000000000000110011100100001000000000000000000000011000000001000000000000000000000000000000010010000000010010000100010001011001010111010000100010110101000100010011010100000100101110010000110110111101101110011101000111001001101111011011000010000000100000001
00000001000000010000000000001")
g_info =
("01110011011100000110010101100011010111110111010001101111011100000101111101100110011011010110001101011111011000010110010001100011101010011110111001011001011001111011011001100001000001010000100111111111000011101001101011111000101111010011100010110000010100010100100101010011010001010010000000100000001000000010000000100000000000000000000000000001001100110010000000010011000000110000011101101101011000110110000101110100011101000110100101101110001000000010000000100000001000000010000000100000001000000010000010000010","011001110110100101110100001110100010111100101111011011110110100001110111011100100010111001101111011100100110011100101111011001100110110101100011001011010111000001110010011011110110101001100101011000110111010001110011001011110110011001101101011000110010110101100001011001000110001100101101001100010011000000110000011011010011000100110100011000100011010001100011011010000110000100101110011001110110100101110100001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000100
00001")
("00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001110010000101100010110111110000001000101111000000000000000010000000000000000001000000001001100000011000001110110011001101101011000110010110101100001011001000110001100101101001100010011000000110000011011010011000100110100011000100011010001100011011010000110000110000000","011100110111000001100101011000110101111101110100011011110111000001011111011001100110110101100011010111110110000101100100011000111010100111101110010110010110011110110110011000010000010100001001111111110000111010011010111110001011110100111000101100000101000101001001010100110100010100100000001000000010000000100000001000000000000000000000000000010011001100100000000100110000001100000111011011010110001101100001011101000111010001101001011011100010000000100000001000000010000000100000001000000010000000100000100
00010","01100111011010010111010000111010001011110010111101101111011010000111011101110010001011100110111101110010011001110010111101100110011011010110001100101101011100000111001001101111011010100110010101100011011101000111001100101111011001100110110101100011001011010110000101100100011000110010110100110001001100000011000001101101001100010011010001100010001101000110001101101000011000010010111001100111011010010111010000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000010000001")
g_bus_end = "0000000000000000000000000000000000000000000000000001111111111111"
WARNING:Xst:647 - Input <slave_i_adr<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_adr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
......@@ -7802,13 +7802,13 @@ cmp_sys_clk_pll/CLKOUT2| 2.854| | | |
=========================================================================
Total REAL time to Xst completion: 83.00 secs
Total CPU time to Xst completion: 82.03 secs
Total REAL time to Xst completion: 84.00 secs
Total CPU time to Xst completion: 82.23 secs
-->
Total memory usage is 227132 kilobytes
Total memory usage is 224676 kilobytes
Number of errors : 0 ( 0 filtered)
Number of warnings : 1533 ( 0 filtered)
......
hdl/spec/syn/spec_top_fmc_adc_100Ms.twr
View file @ ba9e347f
......@@ -2163,7 +2163,7 @@ Design statistics:
------------------------------------Footnotes-----------------------------------
1) The minimum period statistic assumes all single cycle delays.
Analysis completed Thu Mar 7 12:43:02 2013
Analysis completed Thu Mar 7 18:53:11 2013
--------------------------------------------------------------------------------
Trace Settings:
......
hdl/spec/syn/spec_top_fmc_adc_100Ms_map.mrp
View file @ ba9e347f
......@@ -11,7 +11,7 @@ Target Device : xc6slx45t
Target Package : fgg484
Target Speed : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date : Thu Mar 7 12:35:52 2013
Mapped Date : Thu Mar 7 18:46:02 2013
Design Summary
--------------
......@@ -104,7 +104,7 @@ Average Fanout of Non-Clock Nets: 3.79
Peak Memory Usage: 417 MB
Total REAL time to MAP completion: 4 mins 50 secs
Total CPU time to MAP completion (all processors): 4 mins 53 secs
Total CPU time to MAP completion (all processors): 4 mins 52 secs
Table of Contents
-----------------
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment