Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC ADC 100M 14b 4cha - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
8
Issues
8
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC ADC 100M 14b 4cha - Gateware
Commits
d443c721
Commit
d443c721
authored
Apr 21, 2020
by
Dimitris Lampridis
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
[hdl] private development, do not use this commit
Signed-off-by:
Dimitris Lampridis
<
dimitris.lampridis@cern.ch
>
parent
6b1a7ed0
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
4 additions
and
4 deletions
+4
-4
general-cores
hdl/ip_cores/general-cores
+1
-1
gn4124-core
hdl/ip_cores/gn4124-core
+1
-1
main.sv
hdl/testbench/spec_ref_design/main.sv
+2
-2
No files found.
general-cores
@
5900eadd
Subproject commit
6b394362cda9b87c0ee94aabc3efdffb80e22fc7
Subproject commit
5900eadd1e8fd866b16f59675e6430d3d2824f75
gn4124-core
@
e269bee6
Subproject commit
692a419568a109a2d7c145296136193debfe8f59
Subproject commit
e269bee64b751a64311c226bfc72d32806baf056
hdl/testbench/spec_ref_design/main.sv
View file @
d443c721
...
...
@@ -339,7 +339,7 @@ module main;
acc
.
write
(
`TAG_BASE
+
`ADDR_TIMETAG_CORE_REGS_TIME_TRIG_COARSE
,
'h00001100
)
;
acc
.
write
(
`CSR_BASE
+
`ADDR_FMC_ADC_100MS_CSR_PRE_SAMPLES
,
'h00000000
)
;
acc
.
write
(
`CSR_BASE
+
`ADDR_FMC_ADC_100MS_CSR_POST_SAMPLES
,
'h0000000
A
)
;
acc
.
write
(
`CSR_BASE
+
`ADDR_FMC_ADC_100MS_CSR_POST_SAMPLES
,
'h0000000
D
)
;
// FMC-ADC core trigger configuration
val
=
(
1'b1
<<
`FMC_ADC_100MS_CSR_TRIG_EN_TIME_OFFSET
)
;
...
...
@@ -378,7 +378,7 @@ module main;
acc
.
write
(
`DMA_BASE
+
'h10
,
'h00000000
)
;
// length = (samples + trigger sample + 2 for tag) * 8 bytes
acc
.
write
(
`DMA_BASE
+
'h14
,
'h000000
68
)
;
// length
acc
.
write
(
`DMA_BASE
+
'h14
,
'h000000
80
)
;
// length
acc
.
write
(
`DMA_BASE
+
'h18
,
'h00000000
)
;
// next
acc
.
write
(
`DMA_BASE
+
'h1C
,
'h00000000
)
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment