-
Matthieu Cattin authored
syn: Updated wbgen2 cores, new serdes clock pll feedback scheme, new memory mapping, new version of the ddr3 interface.
b1332226
Name |
Last commit
|
Last update |
---|---|---|
documentation | ||
hdl | ||
.gitignore | ||
fmcadc_fw_testing.txt | ||
fmcadc_todo.txt |