-
Matthieu Cattin authored
The sampling frequency can't be changed dynamically in the current design. This is due to the internal fpga pll that is configured for a fixed 400MHz input.
d27e5a09
Name |
Last commit
|
Last update |
---|---|---|
doc | ||
hdl | ||
.gitignore | ||
.gitmodules | ||
fmcadc_fw_testing.txt |